mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-17 17:24:17 +08:00
8d0d56ba24
Earlycon calculates UART clock as "BASE_BAUD * 16". In case of ARC "BASE_BAUD" is calculated dynamically in runtime, basically it is an alias to arc_early_base_baud(), which in turn just does "arc_base_baud/16". 8250 UART on AXS/SDP board uses 33.3MHz clock source which is set in "arc_base_baud" with this change. Additional compatibility string "snps,arc-sdp" is introduced as well because there're different flavours of AXS boards but they all share the same motherboard and so it's possible to re-use the same code for motherbord even if CPU daughterboard changes. Signed-off-by: Vineet Gupta <vgupta@synopsys.com> |
||
---|---|---|
.. | ||
abilis_tb10x.dtsi | ||
abilis_tb100_dvk.dts | ||
abilis_tb100.dtsi | ||
abilis_tb101_dvk.dts | ||
abilis_tb101.dtsi | ||
axc001.dtsi | ||
axs10x_mb.dtsi | ||
axs101.dts | ||
Makefile | ||
nsim_700.dts | ||
nsimosci.dts | ||
skeleton.dtsi |