mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-22 18:44:44 +08:00
0a4081641d
All SOC device error interrupts are muxed and delivered to the core as a single MPIC error interrupt. Currently all the device drivers requiring access to device errors have to register for the MPIC error interrupt as a shared interrupt. With this patch we add interrupt demuxing capability in the mpic driver, allowing device drivers to register for their individual error interrupts. This is achieved by handling error interrupts in a cascaded fashion. MPIC error interrupt is handled by the "error_int_handler", which subsequently demuxes it using the EISR and delivers it to the respective drivers. The error interrupt capability is dependent on the MPIC EIMR register, which was introduced in FSL MPIC version 4.1 (P4080 rev2). So, error interrupt demuxing capability is dependent on the MPIC version and can be used for versions >= 4.1. Signed-off-by: Varun Sethi <Varun.Sethi@freescale.com> Signed-off-by: Bogdan Hamciuc <bogdan.hamciuc@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
66 lines
1.7 KiB
C
66 lines
1.7 KiB
C
#ifndef _POWERPC_SYSDEV_MPIC_H
|
|
#define _POWERPC_SYSDEV_MPIC_H
|
|
|
|
/*
|
|
* Copyright 2006-2007, Michael Ellerman, IBM Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; version 2 of the
|
|
* License.
|
|
*
|
|
*/
|
|
|
|
#ifdef CONFIG_PCI_MSI
|
|
extern void mpic_msi_reserve_hwirq(struct mpic *mpic, irq_hw_number_t hwirq);
|
|
extern int mpic_msi_init_allocator(struct mpic *mpic);
|
|
extern int mpic_u3msi_init(struct mpic *mpic);
|
|
extern int mpic_pasemi_msi_init(struct mpic *mpic);
|
|
#else
|
|
static inline void mpic_msi_reserve_hwirq(struct mpic *mpic,
|
|
irq_hw_number_t hwirq)
|
|
{
|
|
return;
|
|
}
|
|
|
|
static inline int mpic_u3msi_init(struct mpic *mpic)
|
|
{
|
|
return -1;
|
|
}
|
|
|
|
static inline int mpic_pasemi_msi_init(struct mpic *mpic)
|
|
{
|
|
return -1;
|
|
}
|
|
#endif
|
|
|
|
extern int mpic_set_irq_type(struct irq_data *d, unsigned int flow_type);
|
|
extern void mpic_set_vector(unsigned int virq, unsigned int vector);
|
|
extern int mpic_set_affinity(struct irq_data *d,
|
|
const struct cpumask *cpumask, bool force);
|
|
extern void mpic_reset_core(int cpu);
|
|
|
|
#ifdef CONFIG_FSL_SOC
|
|
extern int mpic_map_error_int(struct mpic *mpic, unsigned int virq, irq_hw_number_t hw);
|
|
extern void mpic_err_int_init(struct mpic *mpic, irq_hw_number_t irqnum);
|
|
extern int mpic_setup_error_int(struct mpic *mpic, int intvec);
|
|
#else
|
|
static inline int mpic_map_error_int(struct mpic *mpic, unsigned int virq, irq_hw_number_t hw)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
|
|
static inline void mpic_err_int_init(struct mpic *mpic, irq_hw_number_t irqnum)
|
|
{
|
|
return;
|
|
}
|
|
|
|
static inline int mpic_setup_error_int(struct mpic *mpic, int intvec)
|
|
{
|
|
return -1;
|
|
}
|
|
#endif
|
|
|
|
#endif /* _POWERPC_SYSDEV_MPIC_H */
|