mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 10:04:12 +08:00
f011951489
Similar to commit a9d9fea74b
("drm/mediatek: mtk_dsi: Create connector for bridges"):
Use the drm_bridge_connector helper to create a connector for pipelines
that use drm_bridge. This allows splitting connector operations across
multiple bridges when necessary, instead of having the last bridge in
the chain creating the connector and handling all connector operations
internally.
Signed-off-by: Hsin-Yi Wang <hsinyi@chromium.org>
Signed-off-by: Chun-Kuang Hu <chunkuang.hu@kernel.org>
815 lines
20 KiB
C
815 lines
20 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author: Jie Qiu <jie.qiu@mediatek.com>
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/component.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_gpio.h>
|
|
#include <linux/of_graph.h>
|
|
#include <linux/pinctrl/consumer.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/types.h>
|
|
|
|
#include <video/videomode.h>
|
|
|
|
#include <drm/drm_atomic_helper.h>
|
|
#include <drm/drm_bridge.h>
|
|
#include <drm/drm_bridge_connector.h>
|
|
#include <drm/drm_crtc.h>
|
|
#include <drm/drm_of.h>
|
|
#include <drm/drm_simple_kms_helper.h>
|
|
|
|
#include "mtk_disp_drv.h"
|
|
#include "mtk_dpi_regs.h"
|
|
#include "mtk_drm_ddp_comp.h"
|
|
|
|
enum mtk_dpi_out_bit_num {
|
|
MTK_DPI_OUT_BIT_NUM_8BITS,
|
|
MTK_DPI_OUT_BIT_NUM_10BITS,
|
|
MTK_DPI_OUT_BIT_NUM_12BITS,
|
|
MTK_DPI_OUT_BIT_NUM_16BITS
|
|
};
|
|
|
|
enum mtk_dpi_out_yc_map {
|
|
MTK_DPI_OUT_YC_MAP_RGB,
|
|
MTK_DPI_OUT_YC_MAP_CYCY,
|
|
MTK_DPI_OUT_YC_MAP_YCYC,
|
|
MTK_DPI_OUT_YC_MAP_CY,
|
|
MTK_DPI_OUT_YC_MAP_YC
|
|
};
|
|
|
|
enum mtk_dpi_out_channel_swap {
|
|
MTK_DPI_OUT_CHANNEL_SWAP_RGB,
|
|
MTK_DPI_OUT_CHANNEL_SWAP_GBR,
|
|
MTK_DPI_OUT_CHANNEL_SWAP_BRG,
|
|
MTK_DPI_OUT_CHANNEL_SWAP_RBG,
|
|
MTK_DPI_OUT_CHANNEL_SWAP_GRB,
|
|
MTK_DPI_OUT_CHANNEL_SWAP_BGR
|
|
};
|
|
|
|
enum mtk_dpi_out_color_format {
|
|
MTK_DPI_COLOR_FORMAT_RGB,
|
|
MTK_DPI_COLOR_FORMAT_RGB_FULL,
|
|
MTK_DPI_COLOR_FORMAT_YCBCR_444,
|
|
MTK_DPI_COLOR_FORMAT_YCBCR_422,
|
|
MTK_DPI_COLOR_FORMAT_XV_YCC,
|
|
MTK_DPI_COLOR_FORMAT_YCBCR_444_FULL,
|
|
MTK_DPI_COLOR_FORMAT_YCBCR_422_FULL
|
|
};
|
|
|
|
struct mtk_dpi {
|
|
struct drm_encoder encoder;
|
|
struct drm_bridge bridge;
|
|
struct drm_bridge *next_bridge;
|
|
struct drm_connector *connector;
|
|
void __iomem *regs;
|
|
struct device *dev;
|
|
struct clk *engine_clk;
|
|
struct clk *pixel_clk;
|
|
struct clk *tvd_clk;
|
|
int irq;
|
|
struct drm_display_mode mode;
|
|
const struct mtk_dpi_conf *conf;
|
|
enum mtk_dpi_out_color_format color_format;
|
|
enum mtk_dpi_out_yc_map yc_map;
|
|
enum mtk_dpi_out_bit_num bit_num;
|
|
enum mtk_dpi_out_channel_swap channel_swap;
|
|
struct pinctrl *pinctrl;
|
|
struct pinctrl_state *pins_gpio;
|
|
struct pinctrl_state *pins_dpi;
|
|
int refcount;
|
|
};
|
|
|
|
static inline struct mtk_dpi *bridge_to_dpi(struct drm_bridge *b)
|
|
{
|
|
return container_of(b, struct mtk_dpi, bridge);
|
|
}
|
|
|
|
enum mtk_dpi_polarity {
|
|
MTK_DPI_POLARITY_RISING,
|
|
MTK_DPI_POLARITY_FALLING,
|
|
};
|
|
|
|
struct mtk_dpi_polarities {
|
|
enum mtk_dpi_polarity de_pol;
|
|
enum mtk_dpi_polarity ck_pol;
|
|
enum mtk_dpi_polarity hsync_pol;
|
|
enum mtk_dpi_polarity vsync_pol;
|
|
};
|
|
|
|
struct mtk_dpi_sync_param {
|
|
u32 sync_width;
|
|
u32 front_porch;
|
|
u32 back_porch;
|
|
bool shift_half_line;
|
|
};
|
|
|
|
struct mtk_dpi_yc_limit {
|
|
u16 y_top;
|
|
u16 y_bottom;
|
|
u16 c_top;
|
|
u16 c_bottom;
|
|
};
|
|
|
|
struct mtk_dpi_conf {
|
|
unsigned int (*cal_factor)(int clock);
|
|
u32 reg_h_fre_con;
|
|
bool edge_sel_en;
|
|
};
|
|
|
|
static void mtk_dpi_mask(struct mtk_dpi *dpi, u32 offset, u32 val, u32 mask)
|
|
{
|
|
u32 tmp = readl(dpi->regs + offset) & ~mask;
|
|
|
|
tmp |= (val & mask);
|
|
writel(tmp, dpi->regs + offset);
|
|
}
|
|
|
|
static void mtk_dpi_sw_reset(struct mtk_dpi *dpi, bool reset)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_RET, reset ? RST : 0, RST);
|
|
}
|
|
|
|
static void mtk_dpi_enable(struct mtk_dpi *dpi)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_EN, EN, EN);
|
|
}
|
|
|
|
static void mtk_dpi_disable(struct mtk_dpi *dpi)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_EN, 0, EN);
|
|
}
|
|
|
|
static void mtk_dpi_config_hsync(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_TGEN_HWIDTH,
|
|
sync->sync_width << HPW, HPW_MASK);
|
|
mtk_dpi_mask(dpi, DPI_TGEN_HPORCH,
|
|
sync->back_porch << HBP, HBP_MASK);
|
|
mtk_dpi_mask(dpi, DPI_TGEN_HPORCH, sync->front_porch << HFP,
|
|
HFP_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_vsync(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync,
|
|
u32 width_addr, u32 porch_addr)
|
|
{
|
|
mtk_dpi_mask(dpi, width_addr,
|
|
sync->sync_width << VSYNC_WIDTH_SHIFT,
|
|
VSYNC_WIDTH_MASK);
|
|
mtk_dpi_mask(dpi, width_addr,
|
|
sync->shift_half_line << VSYNC_HALF_LINE_SHIFT,
|
|
VSYNC_HALF_LINE_MASK);
|
|
mtk_dpi_mask(dpi, porch_addr,
|
|
sync->back_porch << VSYNC_BACK_PORCH_SHIFT,
|
|
VSYNC_BACK_PORCH_MASK);
|
|
mtk_dpi_mask(dpi, porch_addr,
|
|
sync->front_porch << VSYNC_FRONT_PORCH_SHIFT,
|
|
VSYNC_FRONT_PORCH_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_vsync_lodd(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync)
|
|
{
|
|
mtk_dpi_config_vsync(dpi, sync, DPI_TGEN_VWIDTH, DPI_TGEN_VPORCH);
|
|
}
|
|
|
|
static void mtk_dpi_config_vsync_leven(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync)
|
|
{
|
|
mtk_dpi_config_vsync(dpi, sync, DPI_TGEN_VWIDTH_LEVEN,
|
|
DPI_TGEN_VPORCH_LEVEN);
|
|
}
|
|
|
|
static void mtk_dpi_config_vsync_rodd(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync)
|
|
{
|
|
mtk_dpi_config_vsync(dpi, sync, DPI_TGEN_VWIDTH_RODD,
|
|
DPI_TGEN_VPORCH_RODD);
|
|
}
|
|
|
|
static void mtk_dpi_config_vsync_reven(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_sync_param *sync)
|
|
{
|
|
mtk_dpi_config_vsync(dpi, sync, DPI_TGEN_VWIDTH_REVEN,
|
|
DPI_TGEN_VPORCH_REVEN);
|
|
}
|
|
|
|
static void mtk_dpi_config_pol(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_polarities *dpi_pol)
|
|
{
|
|
unsigned int pol;
|
|
|
|
pol = (dpi_pol->ck_pol == MTK_DPI_POLARITY_RISING ? 0 : CK_POL) |
|
|
(dpi_pol->de_pol == MTK_DPI_POLARITY_RISING ? 0 : DE_POL) |
|
|
(dpi_pol->hsync_pol == MTK_DPI_POLARITY_RISING ? 0 : HSYNC_POL) |
|
|
(dpi_pol->vsync_pol == MTK_DPI_POLARITY_RISING ? 0 : VSYNC_POL);
|
|
mtk_dpi_mask(dpi, DPI_OUTPUT_SETTING, pol,
|
|
CK_POL | DE_POL | HSYNC_POL | VSYNC_POL);
|
|
}
|
|
|
|
static void mtk_dpi_config_3d(struct mtk_dpi *dpi, bool en_3d)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_CON, en_3d ? TDFP_EN : 0, TDFP_EN);
|
|
}
|
|
|
|
static void mtk_dpi_config_interface(struct mtk_dpi *dpi, bool inter)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_CON, inter ? INTL_EN : 0, INTL_EN);
|
|
}
|
|
|
|
static void mtk_dpi_config_fb_size(struct mtk_dpi *dpi, u32 width, u32 height)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_SIZE, width << HSIZE, HSIZE_MASK);
|
|
mtk_dpi_mask(dpi, DPI_SIZE, height << VSIZE, VSIZE_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_channel_limit(struct mtk_dpi *dpi,
|
|
struct mtk_dpi_yc_limit *limit)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_Y_LIMIT, limit->y_bottom << Y_LIMINT_BOT,
|
|
Y_LIMINT_BOT_MASK);
|
|
mtk_dpi_mask(dpi, DPI_Y_LIMIT, limit->y_top << Y_LIMINT_TOP,
|
|
Y_LIMINT_TOP_MASK);
|
|
mtk_dpi_mask(dpi, DPI_C_LIMIT, limit->c_bottom << C_LIMIT_BOT,
|
|
C_LIMIT_BOT_MASK);
|
|
mtk_dpi_mask(dpi, DPI_C_LIMIT, limit->c_top << C_LIMIT_TOP,
|
|
C_LIMIT_TOP_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_bit_num(struct mtk_dpi *dpi,
|
|
enum mtk_dpi_out_bit_num num)
|
|
{
|
|
u32 val;
|
|
|
|
switch (num) {
|
|
case MTK_DPI_OUT_BIT_NUM_8BITS:
|
|
val = OUT_BIT_8;
|
|
break;
|
|
case MTK_DPI_OUT_BIT_NUM_10BITS:
|
|
val = OUT_BIT_10;
|
|
break;
|
|
case MTK_DPI_OUT_BIT_NUM_12BITS:
|
|
val = OUT_BIT_12;
|
|
break;
|
|
case MTK_DPI_OUT_BIT_NUM_16BITS:
|
|
val = OUT_BIT_16;
|
|
break;
|
|
default:
|
|
val = OUT_BIT_8;
|
|
break;
|
|
}
|
|
mtk_dpi_mask(dpi, DPI_OUTPUT_SETTING, val << OUT_BIT,
|
|
OUT_BIT_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_yc_map(struct mtk_dpi *dpi,
|
|
enum mtk_dpi_out_yc_map map)
|
|
{
|
|
u32 val;
|
|
|
|
switch (map) {
|
|
case MTK_DPI_OUT_YC_MAP_RGB:
|
|
val = YC_MAP_RGB;
|
|
break;
|
|
case MTK_DPI_OUT_YC_MAP_CYCY:
|
|
val = YC_MAP_CYCY;
|
|
break;
|
|
case MTK_DPI_OUT_YC_MAP_YCYC:
|
|
val = YC_MAP_YCYC;
|
|
break;
|
|
case MTK_DPI_OUT_YC_MAP_CY:
|
|
val = YC_MAP_CY;
|
|
break;
|
|
case MTK_DPI_OUT_YC_MAP_YC:
|
|
val = YC_MAP_YC;
|
|
break;
|
|
default:
|
|
val = YC_MAP_RGB;
|
|
break;
|
|
}
|
|
|
|
mtk_dpi_mask(dpi, DPI_OUTPUT_SETTING, val << YC_MAP, YC_MAP_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_channel_swap(struct mtk_dpi *dpi,
|
|
enum mtk_dpi_out_channel_swap swap)
|
|
{
|
|
u32 val;
|
|
|
|
switch (swap) {
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_RGB:
|
|
val = SWAP_RGB;
|
|
break;
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_GBR:
|
|
val = SWAP_GBR;
|
|
break;
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_BRG:
|
|
val = SWAP_BRG;
|
|
break;
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_RBG:
|
|
val = SWAP_RBG;
|
|
break;
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_GRB:
|
|
val = SWAP_GRB;
|
|
break;
|
|
case MTK_DPI_OUT_CHANNEL_SWAP_BGR:
|
|
val = SWAP_BGR;
|
|
break;
|
|
default:
|
|
val = SWAP_RGB;
|
|
break;
|
|
}
|
|
|
|
mtk_dpi_mask(dpi, DPI_OUTPUT_SETTING, val << CH_SWAP, CH_SWAP_MASK);
|
|
}
|
|
|
|
static void mtk_dpi_config_yuv422_enable(struct mtk_dpi *dpi, bool enable)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_CON, enable ? YUV422_EN : 0, YUV422_EN);
|
|
}
|
|
|
|
static void mtk_dpi_config_csc_enable(struct mtk_dpi *dpi, bool enable)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_CON, enable ? CSC_ENABLE : 0, CSC_ENABLE);
|
|
}
|
|
|
|
static void mtk_dpi_config_swap_input(struct mtk_dpi *dpi, bool enable)
|
|
{
|
|
mtk_dpi_mask(dpi, DPI_CON, enable ? IN_RB_SWAP : 0, IN_RB_SWAP);
|
|
}
|
|
|
|
static void mtk_dpi_config_2n_h_fre(struct mtk_dpi *dpi)
|
|
{
|
|
mtk_dpi_mask(dpi, dpi->conf->reg_h_fre_con, H_FRE_2N, H_FRE_2N);
|
|
}
|
|
|
|
static void mtk_dpi_config_disable_edge(struct mtk_dpi *dpi)
|
|
{
|
|
if (dpi->conf->edge_sel_en)
|
|
mtk_dpi_mask(dpi, dpi->conf->reg_h_fre_con, 0, EDGE_SEL_EN);
|
|
}
|
|
|
|
static void mtk_dpi_config_color_format(struct mtk_dpi *dpi,
|
|
enum mtk_dpi_out_color_format format)
|
|
{
|
|
if ((format == MTK_DPI_COLOR_FORMAT_YCBCR_444) ||
|
|
(format == MTK_DPI_COLOR_FORMAT_YCBCR_444_FULL)) {
|
|
mtk_dpi_config_yuv422_enable(dpi, false);
|
|
mtk_dpi_config_csc_enable(dpi, true);
|
|
mtk_dpi_config_swap_input(dpi, false);
|
|
mtk_dpi_config_channel_swap(dpi, MTK_DPI_OUT_CHANNEL_SWAP_BGR);
|
|
} else if ((format == MTK_DPI_COLOR_FORMAT_YCBCR_422) ||
|
|
(format == MTK_DPI_COLOR_FORMAT_YCBCR_422_FULL)) {
|
|
mtk_dpi_config_yuv422_enable(dpi, true);
|
|
mtk_dpi_config_csc_enable(dpi, true);
|
|
mtk_dpi_config_swap_input(dpi, true);
|
|
mtk_dpi_config_channel_swap(dpi, MTK_DPI_OUT_CHANNEL_SWAP_RGB);
|
|
} else {
|
|
mtk_dpi_config_yuv422_enable(dpi, false);
|
|
mtk_dpi_config_csc_enable(dpi, false);
|
|
mtk_dpi_config_swap_input(dpi, false);
|
|
mtk_dpi_config_channel_swap(dpi, MTK_DPI_OUT_CHANNEL_SWAP_RGB);
|
|
}
|
|
}
|
|
|
|
static void mtk_dpi_power_off(struct mtk_dpi *dpi)
|
|
{
|
|
if (WARN_ON(dpi->refcount == 0))
|
|
return;
|
|
|
|
if (--dpi->refcount != 0)
|
|
return;
|
|
|
|
if (dpi->pinctrl && dpi->pins_gpio)
|
|
pinctrl_select_state(dpi->pinctrl, dpi->pins_gpio);
|
|
|
|
mtk_dpi_disable(dpi);
|
|
clk_disable_unprepare(dpi->pixel_clk);
|
|
clk_disable_unprepare(dpi->engine_clk);
|
|
}
|
|
|
|
static int mtk_dpi_power_on(struct mtk_dpi *dpi)
|
|
{
|
|
int ret;
|
|
|
|
if (++dpi->refcount != 1)
|
|
return 0;
|
|
|
|
ret = clk_prepare_enable(dpi->engine_clk);
|
|
if (ret) {
|
|
dev_err(dpi->dev, "Failed to enable engine clock: %d\n", ret);
|
|
goto err_refcount;
|
|
}
|
|
|
|
ret = clk_prepare_enable(dpi->pixel_clk);
|
|
if (ret) {
|
|
dev_err(dpi->dev, "Failed to enable pixel clock: %d\n", ret);
|
|
goto err_pixel;
|
|
}
|
|
|
|
if (dpi->pinctrl && dpi->pins_dpi)
|
|
pinctrl_select_state(dpi->pinctrl, dpi->pins_dpi);
|
|
|
|
mtk_dpi_enable(dpi);
|
|
return 0;
|
|
|
|
err_pixel:
|
|
clk_disable_unprepare(dpi->engine_clk);
|
|
err_refcount:
|
|
dpi->refcount--;
|
|
return ret;
|
|
}
|
|
|
|
static int mtk_dpi_set_display_mode(struct mtk_dpi *dpi,
|
|
struct drm_display_mode *mode)
|
|
{
|
|
struct mtk_dpi_yc_limit limit;
|
|
struct mtk_dpi_polarities dpi_pol;
|
|
struct mtk_dpi_sync_param hsync;
|
|
struct mtk_dpi_sync_param vsync_lodd = { 0 };
|
|
struct mtk_dpi_sync_param vsync_leven = { 0 };
|
|
struct mtk_dpi_sync_param vsync_rodd = { 0 };
|
|
struct mtk_dpi_sync_param vsync_reven = { 0 };
|
|
struct videomode vm = { 0 };
|
|
unsigned long pll_rate;
|
|
unsigned int factor;
|
|
|
|
/* let pll_rate can fix the valid range of tvdpll (1G~2GHz) */
|
|
factor = dpi->conf->cal_factor(mode->clock);
|
|
drm_display_mode_to_videomode(mode, &vm);
|
|
pll_rate = vm.pixelclock * factor;
|
|
|
|
dev_dbg(dpi->dev, "Want PLL %lu Hz, pixel clock %lu Hz\n",
|
|
pll_rate, vm.pixelclock);
|
|
|
|
clk_set_rate(dpi->tvd_clk, pll_rate);
|
|
pll_rate = clk_get_rate(dpi->tvd_clk);
|
|
|
|
vm.pixelclock = pll_rate / factor;
|
|
clk_set_rate(dpi->pixel_clk, vm.pixelclock);
|
|
vm.pixelclock = clk_get_rate(dpi->pixel_clk);
|
|
|
|
dev_dbg(dpi->dev, "Got PLL %lu Hz, pixel clock %lu Hz\n",
|
|
pll_rate, vm.pixelclock);
|
|
|
|
limit.c_bottom = 0x0010;
|
|
limit.c_top = 0x0FE0;
|
|
limit.y_bottom = 0x0010;
|
|
limit.y_top = 0x0FE0;
|
|
|
|
dpi_pol.ck_pol = MTK_DPI_POLARITY_FALLING;
|
|
dpi_pol.de_pol = MTK_DPI_POLARITY_RISING;
|
|
dpi_pol.hsync_pol = vm.flags & DISPLAY_FLAGS_HSYNC_HIGH ?
|
|
MTK_DPI_POLARITY_FALLING : MTK_DPI_POLARITY_RISING;
|
|
dpi_pol.vsync_pol = vm.flags & DISPLAY_FLAGS_VSYNC_HIGH ?
|
|
MTK_DPI_POLARITY_FALLING : MTK_DPI_POLARITY_RISING;
|
|
hsync.sync_width = vm.hsync_len;
|
|
hsync.back_porch = vm.hback_porch;
|
|
hsync.front_porch = vm.hfront_porch;
|
|
hsync.shift_half_line = false;
|
|
vsync_lodd.sync_width = vm.vsync_len;
|
|
vsync_lodd.back_porch = vm.vback_porch;
|
|
vsync_lodd.front_porch = vm.vfront_porch;
|
|
vsync_lodd.shift_half_line = false;
|
|
|
|
if (vm.flags & DISPLAY_FLAGS_INTERLACED &&
|
|
mode->flags & DRM_MODE_FLAG_3D_MASK) {
|
|
vsync_leven = vsync_lodd;
|
|
vsync_rodd = vsync_lodd;
|
|
vsync_reven = vsync_lodd;
|
|
vsync_leven.shift_half_line = true;
|
|
vsync_reven.shift_half_line = true;
|
|
} else if (vm.flags & DISPLAY_FLAGS_INTERLACED &&
|
|
!(mode->flags & DRM_MODE_FLAG_3D_MASK)) {
|
|
vsync_leven = vsync_lodd;
|
|
vsync_leven.shift_half_line = true;
|
|
} else if (!(vm.flags & DISPLAY_FLAGS_INTERLACED) &&
|
|
mode->flags & DRM_MODE_FLAG_3D_MASK) {
|
|
vsync_rodd = vsync_lodd;
|
|
}
|
|
mtk_dpi_sw_reset(dpi, true);
|
|
mtk_dpi_config_pol(dpi, &dpi_pol);
|
|
|
|
mtk_dpi_config_hsync(dpi, &hsync);
|
|
mtk_dpi_config_vsync_lodd(dpi, &vsync_lodd);
|
|
mtk_dpi_config_vsync_rodd(dpi, &vsync_rodd);
|
|
mtk_dpi_config_vsync_leven(dpi, &vsync_leven);
|
|
mtk_dpi_config_vsync_reven(dpi, &vsync_reven);
|
|
|
|
mtk_dpi_config_3d(dpi, !!(mode->flags & DRM_MODE_FLAG_3D_MASK));
|
|
mtk_dpi_config_interface(dpi, !!(vm.flags &
|
|
DISPLAY_FLAGS_INTERLACED));
|
|
if (vm.flags & DISPLAY_FLAGS_INTERLACED)
|
|
mtk_dpi_config_fb_size(dpi, vm.hactive, vm.vactive >> 1);
|
|
else
|
|
mtk_dpi_config_fb_size(dpi, vm.hactive, vm.vactive);
|
|
|
|
mtk_dpi_config_channel_limit(dpi, &limit);
|
|
mtk_dpi_config_bit_num(dpi, dpi->bit_num);
|
|
mtk_dpi_config_channel_swap(dpi, dpi->channel_swap);
|
|
mtk_dpi_config_yc_map(dpi, dpi->yc_map);
|
|
mtk_dpi_config_color_format(dpi, dpi->color_format);
|
|
mtk_dpi_config_2n_h_fre(dpi);
|
|
mtk_dpi_config_disable_edge(dpi);
|
|
mtk_dpi_sw_reset(dpi, false);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mtk_dpi_bridge_attach(struct drm_bridge *bridge,
|
|
enum drm_bridge_attach_flags flags)
|
|
{
|
|
struct mtk_dpi *dpi = bridge_to_dpi(bridge);
|
|
|
|
return drm_bridge_attach(bridge->encoder, dpi->next_bridge,
|
|
&dpi->bridge, flags);
|
|
}
|
|
|
|
static void mtk_dpi_bridge_mode_set(struct drm_bridge *bridge,
|
|
const struct drm_display_mode *mode,
|
|
const struct drm_display_mode *adjusted_mode)
|
|
{
|
|
struct mtk_dpi *dpi = bridge_to_dpi(bridge);
|
|
|
|
drm_mode_copy(&dpi->mode, adjusted_mode);
|
|
}
|
|
|
|
static void mtk_dpi_bridge_disable(struct drm_bridge *bridge)
|
|
{
|
|
struct mtk_dpi *dpi = bridge_to_dpi(bridge);
|
|
|
|
mtk_dpi_power_off(dpi);
|
|
}
|
|
|
|
static void mtk_dpi_bridge_enable(struct drm_bridge *bridge)
|
|
{
|
|
struct mtk_dpi *dpi = bridge_to_dpi(bridge);
|
|
|
|
mtk_dpi_power_on(dpi);
|
|
mtk_dpi_set_display_mode(dpi, &dpi->mode);
|
|
}
|
|
|
|
static const struct drm_bridge_funcs mtk_dpi_bridge_funcs = {
|
|
.attach = mtk_dpi_bridge_attach,
|
|
.mode_set = mtk_dpi_bridge_mode_set,
|
|
.disable = mtk_dpi_bridge_disable,
|
|
.enable = mtk_dpi_bridge_enable,
|
|
};
|
|
|
|
void mtk_dpi_start(struct device *dev)
|
|
{
|
|
struct mtk_dpi *dpi = dev_get_drvdata(dev);
|
|
|
|
mtk_dpi_power_on(dpi);
|
|
}
|
|
|
|
void mtk_dpi_stop(struct device *dev)
|
|
{
|
|
struct mtk_dpi *dpi = dev_get_drvdata(dev);
|
|
|
|
mtk_dpi_power_off(dpi);
|
|
}
|
|
|
|
static int mtk_dpi_bind(struct device *dev, struct device *master, void *data)
|
|
{
|
|
struct mtk_dpi *dpi = dev_get_drvdata(dev);
|
|
struct drm_device *drm_dev = data;
|
|
int ret;
|
|
|
|
ret = drm_simple_encoder_init(drm_dev, &dpi->encoder,
|
|
DRM_MODE_ENCODER_TMDS);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to initialize decoder: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
dpi->encoder.possible_crtcs = mtk_drm_find_possible_crtc_by_comp(drm_dev, dpi->dev);
|
|
|
|
ret = drm_bridge_attach(&dpi->encoder, &dpi->bridge, NULL,
|
|
DRM_BRIDGE_ATTACH_NO_CONNECTOR);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to attach bridge: %d\n", ret);
|
|
goto err_cleanup;
|
|
}
|
|
|
|
dpi->connector = drm_bridge_connector_init(drm_dev, &dpi->encoder);
|
|
if (IS_ERR(dpi->connector)) {
|
|
dev_err(dev, "Unable to create bridge connector\n");
|
|
ret = PTR_ERR(dpi->connector);
|
|
goto err_cleanup;
|
|
}
|
|
drm_connector_attach_encoder(dpi->connector, &dpi->encoder);
|
|
|
|
dpi->bit_num = MTK_DPI_OUT_BIT_NUM_8BITS;
|
|
dpi->channel_swap = MTK_DPI_OUT_CHANNEL_SWAP_RGB;
|
|
dpi->yc_map = MTK_DPI_OUT_YC_MAP_RGB;
|
|
dpi->color_format = MTK_DPI_COLOR_FORMAT_RGB;
|
|
|
|
return 0;
|
|
|
|
err_cleanup:
|
|
drm_encoder_cleanup(&dpi->encoder);
|
|
return ret;
|
|
}
|
|
|
|
static void mtk_dpi_unbind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct mtk_dpi *dpi = dev_get_drvdata(dev);
|
|
|
|
drm_encoder_cleanup(&dpi->encoder);
|
|
}
|
|
|
|
static const struct component_ops mtk_dpi_component_ops = {
|
|
.bind = mtk_dpi_bind,
|
|
.unbind = mtk_dpi_unbind,
|
|
};
|
|
|
|
static unsigned int mt8173_calculate_factor(int clock)
|
|
{
|
|
if (clock <= 27000)
|
|
return 3 << 4;
|
|
else if (clock <= 84000)
|
|
return 3 << 3;
|
|
else if (clock <= 167000)
|
|
return 3 << 2;
|
|
else
|
|
return 3 << 1;
|
|
}
|
|
|
|
static unsigned int mt2701_calculate_factor(int clock)
|
|
{
|
|
if (clock <= 64000)
|
|
return 4;
|
|
else if (clock <= 128000)
|
|
return 2;
|
|
else
|
|
return 1;
|
|
}
|
|
|
|
static unsigned int mt8183_calculate_factor(int clock)
|
|
{
|
|
if (clock <= 27000)
|
|
return 8;
|
|
else if (clock <= 167000)
|
|
return 4;
|
|
else
|
|
return 2;
|
|
}
|
|
|
|
static const struct mtk_dpi_conf mt8173_conf = {
|
|
.cal_factor = mt8173_calculate_factor,
|
|
.reg_h_fre_con = 0xe0,
|
|
};
|
|
|
|
static const struct mtk_dpi_conf mt2701_conf = {
|
|
.cal_factor = mt2701_calculate_factor,
|
|
.reg_h_fre_con = 0xb0,
|
|
.edge_sel_en = true,
|
|
};
|
|
|
|
static const struct mtk_dpi_conf mt8183_conf = {
|
|
.cal_factor = mt8183_calculate_factor,
|
|
.reg_h_fre_con = 0xe0,
|
|
};
|
|
|
|
static int mtk_dpi_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct mtk_dpi *dpi;
|
|
struct resource *mem;
|
|
int ret;
|
|
|
|
dpi = devm_kzalloc(dev, sizeof(*dpi), GFP_KERNEL);
|
|
if (!dpi)
|
|
return -ENOMEM;
|
|
|
|
dpi->dev = dev;
|
|
dpi->conf = (struct mtk_dpi_conf *)of_device_get_match_data(dev);
|
|
|
|
dpi->pinctrl = devm_pinctrl_get(&pdev->dev);
|
|
if (IS_ERR(dpi->pinctrl)) {
|
|
dpi->pinctrl = NULL;
|
|
dev_dbg(&pdev->dev, "Cannot find pinctrl!\n");
|
|
}
|
|
if (dpi->pinctrl) {
|
|
dpi->pins_gpio = pinctrl_lookup_state(dpi->pinctrl, "sleep");
|
|
if (IS_ERR(dpi->pins_gpio)) {
|
|
dpi->pins_gpio = NULL;
|
|
dev_dbg(&pdev->dev, "Cannot find pinctrl idle!\n");
|
|
}
|
|
if (dpi->pins_gpio)
|
|
pinctrl_select_state(dpi->pinctrl, dpi->pins_gpio);
|
|
|
|
dpi->pins_dpi = pinctrl_lookup_state(dpi->pinctrl, "default");
|
|
if (IS_ERR(dpi->pins_dpi)) {
|
|
dpi->pins_dpi = NULL;
|
|
dev_dbg(&pdev->dev, "Cannot find pinctrl active!\n");
|
|
}
|
|
}
|
|
mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
dpi->regs = devm_ioremap_resource(dev, mem);
|
|
if (IS_ERR(dpi->regs)) {
|
|
ret = PTR_ERR(dpi->regs);
|
|
dev_err(dev, "Failed to ioremap mem resource: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
dpi->engine_clk = devm_clk_get(dev, "engine");
|
|
if (IS_ERR(dpi->engine_clk)) {
|
|
ret = PTR_ERR(dpi->engine_clk);
|
|
if (ret != -EPROBE_DEFER)
|
|
dev_err(dev, "Failed to get engine clock: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
dpi->pixel_clk = devm_clk_get(dev, "pixel");
|
|
if (IS_ERR(dpi->pixel_clk)) {
|
|
ret = PTR_ERR(dpi->pixel_clk);
|
|
if (ret != -EPROBE_DEFER)
|
|
dev_err(dev, "Failed to get pixel clock: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
dpi->tvd_clk = devm_clk_get(dev, "pll");
|
|
if (IS_ERR(dpi->tvd_clk)) {
|
|
ret = PTR_ERR(dpi->tvd_clk);
|
|
if (ret != -EPROBE_DEFER)
|
|
dev_err(dev, "Failed to get tvdpll clock: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
dpi->irq = platform_get_irq(pdev, 0);
|
|
if (dpi->irq <= 0) {
|
|
dev_err(dev, "Failed to get irq: %d\n", dpi->irq);
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = drm_of_find_panel_or_bridge(dev->of_node, 0, 0,
|
|
NULL, &dpi->next_bridge);
|
|
if (ret)
|
|
return ret;
|
|
|
|
dev_info(dev, "Found bridge node: %pOF\n", dpi->next_bridge->of_node);
|
|
|
|
platform_set_drvdata(pdev, dpi);
|
|
|
|
dpi->bridge.funcs = &mtk_dpi_bridge_funcs;
|
|
dpi->bridge.of_node = dev->of_node;
|
|
dpi->bridge.type = DRM_MODE_CONNECTOR_DPI;
|
|
|
|
drm_bridge_add(&dpi->bridge);
|
|
|
|
ret = component_add(dev, &mtk_dpi_component_ops);
|
|
if (ret) {
|
|
drm_bridge_remove(&dpi->bridge);
|
|
dev_err(dev, "Failed to add component: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int mtk_dpi_remove(struct platform_device *pdev)
|
|
{
|
|
struct mtk_dpi *dpi = platform_get_drvdata(pdev);
|
|
|
|
component_del(&pdev->dev, &mtk_dpi_component_ops);
|
|
drm_bridge_remove(&dpi->bridge);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mtk_dpi_of_ids[] = {
|
|
{ .compatible = "mediatek,mt2701-dpi",
|
|
.data = &mt2701_conf,
|
|
},
|
|
{ .compatible = "mediatek,mt8173-dpi",
|
|
.data = &mt8173_conf,
|
|
},
|
|
{ .compatible = "mediatek,mt8183-dpi",
|
|
.data = &mt8183_conf,
|
|
},
|
|
{ },
|
|
};
|
|
|
|
struct platform_driver mtk_dpi_driver = {
|
|
.probe = mtk_dpi_probe,
|
|
.remove = mtk_dpi_remove,
|
|
.driver = {
|
|
.name = "mediatek-dpi",
|
|
.of_match_table = mtk_dpi_of_ids,
|
|
},
|
|
};
|