mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-07 06:14:24 +08:00
1a64ed129c
Add an ACL entry in each port's ACL table to redirect any frame that has the destination MAC address equal to the STP dmac to the control interface. Signed-off-by: Ioana Ciornei <ioana.ciornei@nxp.com> Signed-off-by: David S. Miller <davem@davemloft.net>
187 lines
4.8 KiB
C
187 lines
4.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* DPAA2 Ethernet Switch declarations
|
|
*
|
|
* Copyright 2014-2016 Freescale Semiconductor Inc.
|
|
* Copyright 2017-2021 NXP
|
|
*
|
|
*/
|
|
|
|
#ifndef __ETHSW_H
|
|
#define __ETHSW_H
|
|
|
|
#include <linux/netdevice.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/rtnetlink.h>
|
|
#include <linux/if_vlan.h>
|
|
#include <uapi/linux/if_bridge.h>
|
|
#include <net/switchdev.h>
|
|
#include <linux/if_bridge.h>
|
|
#include <linux/fsl/mc.h>
|
|
#include <soc/fsl/dpaa2-io.h>
|
|
|
|
#include "dpsw.h"
|
|
|
|
/* Number of IRQs supported */
|
|
#define DPSW_IRQ_NUM 2
|
|
|
|
/* Port is member of VLAN */
|
|
#define ETHSW_VLAN_MEMBER 1
|
|
/* VLAN to be treated as untagged on egress */
|
|
#define ETHSW_VLAN_UNTAGGED 2
|
|
/* Untagged frames will be assigned to this VLAN */
|
|
#define ETHSW_VLAN_PVID 4
|
|
/* VLAN configured on the switch */
|
|
#define ETHSW_VLAN_GLOBAL 8
|
|
|
|
/* Maximum Frame Length supported by HW (currently 10k) */
|
|
#define DPAA2_MFL (10 * 1024)
|
|
#define ETHSW_MAX_FRAME_LENGTH (DPAA2_MFL - VLAN_ETH_HLEN - ETH_FCS_LEN)
|
|
#define ETHSW_L2_MAX_FRM(mtu) ((mtu) + VLAN_ETH_HLEN + ETH_FCS_LEN)
|
|
|
|
#define ETHSW_FEATURE_MAC_ADDR BIT(0)
|
|
|
|
/* Number of receive queues (one RX and one TX_CONF) */
|
|
#define DPAA2_SWITCH_RX_NUM_FQS 2
|
|
|
|
/* Hardware requires alignment for ingress/egress buffer addresses */
|
|
#define DPAA2_SWITCH_RX_BUF_RAW_SIZE PAGE_SIZE
|
|
#define DPAA2_SWITCH_RX_BUF_TAILROOM \
|
|
SKB_DATA_ALIGN(sizeof(struct skb_shared_info))
|
|
#define DPAA2_SWITCH_RX_BUF_SIZE \
|
|
(DPAA2_SWITCH_RX_BUF_RAW_SIZE - DPAA2_SWITCH_RX_BUF_TAILROOM)
|
|
|
|
#define DPAA2_SWITCH_STORE_SIZE 16
|
|
|
|
/* Buffer management */
|
|
#define BUFS_PER_CMD 7
|
|
#define DPAA2_ETHSW_NUM_BUFS (1024 * BUFS_PER_CMD)
|
|
#define DPAA2_ETHSW_REFILL_THRESH (DPAA2_ETHSW_NUM_BUFS * 5 / 6)
|
|
|
|
/* Number of times to retry DPIO portal operations while waiting
|
|
* for portal to finish executing current command and become
|
|
* available. We want to avoid being stuck in a while loop in case
|
|
* hardware becomes unresponsive, but not give up too easily if
|
|
* the portal really is busy for valid reasons
|
|
*/
|
|
#define DPAA2_SWITCH_SWP_BUSY_RETRIES 1000
|
|
|
|
/* Hardware annotation buffer size */
|
|
#define DPAA2_SWITCH_HWA_SIZE 64
|
|
/* Software annotation buffer size */
|
|
#define DPAA2_SWITCH_SWA_SIZE 64
|
|
|
|
#define DPAA2_SWITCH_TX_BUF_ALIGN 64
|
|
|
|
#define DPAA2_SWITCH_TX_DATA_OFFSET \
|
|
(DPAA2_SWITCH_HWA_SIZE + DPAA2_SWITCH_SWA_SIZE)
|
|
|
|
#define DPAA2_SWITCH_NEEDED_HEADROOM \
|
|
(DPAA2_SWITCH_TX_DATA_OFFSET + DPAA2_SWITCH_TX_BUF_ALIGN)
|
|
|
|
#define DPAA2_ETHSW_PORT_MAX_ACL_ENTRIES 16
|
|
#define DPAA2_ETHSW_PORT_ACL_CMD_BUF_SIZE 256
|
|
|
|
extern const struct ethtool_ops dpaa2_switch_port_ethtool_ops;
|
|
|
|
struct ethsw_core;
|
|
|
|
struct dpaa2_switch_fq {
|
|
struct ethsw_core *ethsw;
|
|
enum dpsw_queue_type type;
|
|
struct dpaa2_io_store *store;
|
|
struct dpaa2_io_notification_ctx nctx;
|
|
struct napi_struct napi;
|
|
u32 fqid;
|
|
};
|
|
|
|
struct dpaa2_switch_fdb {
|
|
struct net_device *bridge_dev;
|
|
u16 fdb_id;
|
|
bool in_use;
|
|
};
|
|
|
|
/* Per port private data */
|
|
struct ethsw_port_priv {
|
|
struct net_device *netdev;
|
|
u16 idx;
|
|
struct ethsw_core *ethsw_data;
|
|
u8 link_state;
|
|
u8 stp_state;
|
|
|
|
u8 vlans[VLAN_VID_MASK + 1];
|
|
u16 pvid;
|
|
u16 tx_qdid;
|
|
|
|
struct dpaa2_switch_fdb *fdb;
|
|
bool bcast_flood;
|
|
bool ucast_flood;
|
|
bool learn_ena;
|
|
|
|
u16 acl_tbl;
|
|
u8 acl_num_rules;
|
|
};
|
|
|
|
/* Switch data */
|
|
struct ethsw_core {
|
|
struct device *dev;
|
|
struct fsl_mc_io *mc_io;
|
|
u16 dpsw_handle;
|
|
struct dpsw_attr sw_attr;
|
|
u16 major, minor;
|
|
unsigned long features;
|
|
int dev_id;
|
|
struct ethsw_port_priv **ports;
|
|
struct iommu_domain *iommu_domain;
|
|
|
|
u8 vlans[VLAN_VID_MASK + 1];
|
|
|
|
struct workqueue_struct *workqueue;
|
|
|
|
struct dpaa2_switch_fq fq[DPAA2_SWITCH_RX_NUM_FQS];
|
|
struct fsl_mc_device *dpbp_dev;
|
|
int buf_count;
|
|
u16 bpid;
|
|
int napi_users;
|
|
|
|
struct dpaa2_switch_fdb *fdbs;
|
|
};
|
|
|
|
static inline bool dpaa2_switch_supports_cpu_traffic(struct ethsw_core *ethsw)
|
|
{
|
|
if (ethsw->sw_attr.options & DPSW_OPT_CTRL_IF_DIS) {
|
|
dev_err(ethsw->dev, "Control Interface is disabled, cannot probe\n");
|
|
return false;
|
|
}
|
|
|
|
if (ethsw->sw_attr.flooding_cfg != DPSW_FLOODING_PER_FDB) {
|
|
dev_err(ethsw->dev, "Flooding domain is not per FDB, cannot probe\n");
|
|
return false;
|
|
}
|
|
|
|
if (ethsw->sw_attr.broadcast_cfg != DPSW_BROADCAST_PER_FDB) {
|
|
dev_err(ethsw->dev, "Broadcast domain is not per FDB, cannot probe\n");
|
|
return false;
|
|
}
|
|
|
|
if (ethsw->sw_attr.max_fdbs < ethsw->sw_attr.num_ifs) {
|
|
dev_err(ethsw->dev, "The number of FDBs is lower than the number of ports, cannot probe\n");
|
|
return false;
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
bool dpaa2_switch_port_dev_check(const struct net_device *netdev);
|
|
|
|
int dpaa2_switch_port_vlans_add(struct net_device *netdev,
|
|
const struct switchdev_obj_port_vlan *vlan);
|
|
|
|
int dpaa2_switch_port_vlans_del(struct net_device *netdev,
|
|
const struct switchdev_obj_port_vlan *vlan);
|
|
|
|
typedef int dpaa2_switch_fdb_cb_t(struct ethsw_port_priv *port_priv,
|
|
struct fdb_dump_entry *fdb_entry,
|
|
void *data);
|
|
#endif /* __ETHSW_H */
|