mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-26 20:44:32 +08:00
82ae9038dd
The Phytec phyBOARD Segin is i.MX6 based SBC, available with either an i.MX6UL or i.MX6ULL SOM and various add-on boards. The following adds support for the "Full Featured" version of the Segin, which is provided with the i.MX6UL SOM and the PEB-EVAL-01 evaluation module. Its hardware specifications are: * 512MB DDR3 memory * 512MB NAND flash * Dual 10/100 Ethernet * USB Host and USB OTG * RS232 * MicroSD external storage * Audio, RS232, I2C, SPI, CAN headers * Further I/O options via A/V and Expansion headers Signed-off-by: Martyn Welch <martyn.welch@collabora.com> Reviewed-by: Fabio Estevam <festevam@gmail.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
90 lines
1.2 KiB
Plaintext
90 lines
1.2 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016 PHYTEC Messtechnik GmbH
|
|
* Author: Christian Hemp <c.hemp@phytec.de>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "imx6ul-phytec-pcl063.dtsi"
|
|
#include "imx6ul-phytec-phyboard-segin.dtsi"
|
|
#include "imx6ul-phytec-peb-eval-01.dtsi"
|
|
|
|
/ {
|
|
model = "Phytec phyBOARD-Segin i.MX6 UltraLite Full Featured";
|
|
compatible = "phytec,imx6ul-pbacd10", "phytec,imx6ul-pcl063", "fsl,imx6ul";
|
|
};
|
|
|
|
&adc1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&can1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&tlv320 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ecspi3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ecspi3>;
|
|
cs-gpios = <&gpio1 20 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
&fec2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c_rtc {
|
|
status = "okay";
|
|
};
|
|
|
|
®_can1_en {
|
|
status = "okay";
|
|
};
|
|
|
|
®_sound_1v8 {
|
|
status = "okay";
|
|
};
|
|
|
|
®_sound_3v3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sai2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sound {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart5 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_ecspi3: ecspi3grp {
|
|
fsl,pins = <
|
|
MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO 0x10b0
|
|
MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI 0x10b0
|
|
MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 0x10b0
|
|
MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20 0x10b0
|
|
>;
|
|
};
|
|
};
|