mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-26 21:54:11 +08:00
5f97f7f940
This adds support for the Atmel AVR32 architecture as well as the AT32AP7000 CPU and the AT32STK1000 development board. AVR32 is a new high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption and high code density. The AVR32 architecture is not binary compatible with earlier 8-bit AVR architectures. The AVR32 architecture, including the instruction set, is described by the AVR32 Architecture Manual, available from http://www.atmel.com/dyn/resources/prod_documents/doc32000.pdf The Atmel AT32AP7000 is the first CPU implementing the AVR32 architecture. It features a 7-stage pipeline, 16KB instruction and data caches and a full Memory Management Unit. It also comes with a large set of integrated peripherals, many of which are shared with the AT91 ARM-based controllers from Atmel. Full data sheet is available from http://www.atmel.com/dyn/resources/prod_documents/doc32003.pdf while the CPU core implementation including caches and MMU is documented by the AVR32 AP Technical Reference, available from http://www.atmel.com/dyn/resources/prod_documents/doc32001.pdf Information about the AT32STK1000 development board can be found at http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3918 including a BSP CD image with an earlier version of this patch, development tools (binaries and source/patches) and a root filesystem image suitable for booting from SD card. Alternatively, there's a preliminary "getting started" guide available at http://avr32linux.org/twiki/bin/view/Main/GettingStarted which provides links to the sources and patches you will need in order to set up a cross-compiling environment for avr32-linux. This patch, as well as the other patches included with the BSP and the toolchain patches, is actively supported by Atmel Corporation. [dmccr@us.ibm.com: Fix more pxx_page macro locations] [bunk@stusta.de: fix `make defconfig'] Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com> Signed-off-by: Adrian Bunk <bunk@stusta.de> Signed-off-by: Dave McCracken <dmccr@us.ibm.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
44 lines
1.3 KiB
C
44 lines
1.3 KiB
C
/*
|
|
* Defitions for the address spaces of the AVR32 CPUs. Heavily based on
|
|
* include/asm-sh/addrspace.h
|
|
*
|
|
* Copyright (C) 2004-2006 Atmel Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __ASM_AVR32_ADDRSPACE_H
|
|
#define __ASM_AVR32_ADDRSPACE_H
|
|
|
|
#ifdef CONFIG_MMU
|
|
|
|
/* Memory segments when segmentation is enabled */
|
|
#define P0SEG 0x00000000
|
|
#define P1SEG 0x80000000
|
|
#define P2SEG 0xa0000000
|
|
#define P3SEG 0xc0000000
|
|
#define P4SEG 0xe0000000
|
|
|
|
/* Returns the privileged segment base of a given address */
|
|
#define PXSEG(a) (((unsigned long)(a)) & 0xe0000000)
|
|
|
|
/* Returns the physical address of a PnSEG (n=1,2) address */
|
|
#define PHYSADDR(a) (((unsigned long)(a)) & 0x1fffffff)
|
|
|
|
/*
|
|
* Map an address to a certain privileged segment
|
|
*/
|
|
#define P1SEGADDR(a) ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) \
|
|
| P1SEG))
|
|
#define P2SEGADDR(a) ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) \
|
|
| P2SEG))
|
|
#define P3SEGADDR(a) ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) \
|
|
| P3SEG))
|
|
#define P4SEGADDR(a) ((__typeof__(a))(((unsigned long)(a) & 0x1fffffff) \
|
|
| P4SEG))
|
|
|
|
#endif /* CONFIG_MMU */
|
|
|
|
#endif /* __ASM_AVR32_ADDRSPACE_H */
|