mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-15 08:14:15 +08:00
9287d95ea1
This patch is for supporting a new target platform, Renesas M32104UT evaluation board. The M32104UT is an eval board based on an uT-Engine specification. This board has an MMU-less M32R family processor, M32104. http://www-wa0.personal-media.co.jp/pmc/archive/te/te_m32104_e.pdf This board is one of the most popular M32R platform, so we have ported Linux/M32R to it. Signed-off-by: Naoto Sugai <Sugai.Naoto@ak.MitsubishiElectric.co.jp> Signed-off-by: Hirokazu Takata <takata@linux-m32r.org> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
69 lines
2.9 KiB
C
69 lines
2.9 KiB
C
#ifndef _ASM_M32R_CACHEFLUSH_H
|
|
#define _ASM_M32R_CACHEFLUSH_H
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/mm.h>
|
|
|
|
extern void _flush_cache_all(void);
|
|
extern void _flush_cache_copyback_all(void);
|
|
|
|
#if defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_OPSP) || defined(CONFIG_CHIP_M32104)
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#ifndef CONFIG_SMP
|
|
#define flush_icache_range(start, end) _flush_cache_copyback_all()
|
|
#define flush_icache_page(vma,pg) _flush_cache_copyback_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_copyback_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
|
|
#else /* CONFIG_SMP */
|
|
extern void smp_flush_cache_all(void);
|
|
#define flush_icache_range(start, end) smp_flush_cache_all()
|
|
#define flush_icache_page(vma,pg) smp_flush_cache_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) smp_flush_cache_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
|
|
#endif /* CONFIG_SMP */
|
|
#elif defined(CONFIG_CHIP_M32102)
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#define flush_icache_range(start, end) _flush_cache_all()
|
|
#define flush_icache_page(vma,pg) _flush_cache_all()
|
|
#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_all()
|
|
#define flush_cache_sigtramp(addr) _flush_cache_all()
|
|
#else
|
|
#define flush_cache_all() do { } while (0)
|
|
#define flush_cache_mm(mm) do { } while (0)
|
|
#define flush_cache_range(vma, start, end) do { } while (0)
|
|
#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
|
|
#define flush_dcache_page(page) do { } while (0)
|
|
#define flush_dcache_mmap_lock(mapping) do { } while (0)
|
|
#define flush_dcache_mmap_unlock(mapping) do { } while (0)
|
|
#define flush_icache_range(start, end) do { } while (0)
|
|
#define flush_icache_page(vma,pg) do { } while (0)
|
|
#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
|
|
#define flush_cache_sigtramp(addr) do { } while (0)
|
|
#endif /* CONFIG_CHIP_* */
|
|
|
|
#define flush_cache_vmap(start, end) do { } while (0)
|
|
#define flush_cache_vunmap(start, end) do { } while (0)
|
|
|
|
#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
|
|
do { \
|
|
memcpy(dst, src, len); \
|
|
flush_icache_user_range(vma, page, vaddr, len); \
|
|
} while (0)
|
|
#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
|
|
memcpy(dst, src, len)
|
|
|
|
#endif /* _ASM_M32R_CACHEFLUSH_H */
|
|
|