mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 23:14:31 +08:00
e5c8fe558c
Add DT binding documentation for the Linux driver for the SiFive asynchronous serial IP block. This revision incorporates changes based on feedback from Rob Herring <robh@kernel.org>. Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com> Signed-off-by: Paul Walmsley <paul@pwsan.com> Cc: linux-serial@vger.kernel.org Cc: devicetree@vger.kernel.org Cc: linux-riscv@lists.infradead.org Cc: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Palmer Dabbelt <palmer@sifive.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
34 lines
1.1 KiB
Plaintext
34 lines
1.1 KiB
Plaintext
SiFive asynchronous serial interface (UART)
|
|
|
|
Required properties:
|
|
|
|
- compatible: should be something similar to
|
|
"sifive,<chip>-uart" for the UART as integrated
|
|
on a particular chip, and "sifive,uart<version>" for the
|
|
general UART IP block programming model. Supported
|
|
compatible strings as of the date of this writing are:
|
|
"sifive,fu540-c000-uart" for the SiFive UART v0 as
|
|
integrated onto the SiFive FU540 chip, or "sifive,uart0"
|
|
for the SiFive UART v0 IP block with no chip integration
|
|
tweaks (if any)
|
|
- reg: address and length of the register space
|
|
- interrupts: Should contain the UART interrupt identifier
|
|
- clocks: Should contain a clock identifier for the UART's parent clock
|
|
|
|
|
|
UART HDL that corresponds to the IP block version numbers can be found
|
|
here:
|
|
|
|
https://github.com/sifive/sifive-blocks/tree/master/src/main/scala/devices/uart
|
|
|
|
|
|
Example:
|
|
|
|
uart0: serial@10010000 {
|
|
compatible = "sifive,fu540-c000-uart", "sifive,uart0";
|
|
interrupt-parent = <&plic0>;
|
|
interrupts = <80>;
|
|
reg = <0x0 0x10010000 0x0 0x1000>;
|
|
clocks = <&prci PRCI_CLK_TLCLK>;
|
|
};
|