mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-04 17:44:14 +08:00
ffa81a0326
Add device tree bindings for SMU (System Management Unit) controller of Toshiba Visconti TMPV770x SoC series. Signed-off-by: Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20211025031038.4180686-3-nobuhiro1.iwamatsu@toshiba.co.jp Signed-off-by: Stephen Boyd <sboyd@kernel.org>
182 lines
5.9 KiB
C
182 lines
5.9 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
|
|
#ifndef _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
|
|
#define _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
|
|
|
|
/* PLL */
|
|
#define TMPV770X_PLL_PIPLL0 0
|
|
#define TMPV770X_PLL_PIPLL1 1
|
|
#define TMPV770X_PLL_PIDNNPLL 2
|
|
#define TMPV770X_PLL_PIETHERPLL 3
|
|
#define TMPV770X_PLL_PIDDRCPLL 4
|
|
#define TMPV770X_PLL_PIVOIFPLL 5
|
|
#define TMPV770X_PLL_PIIMGERPLL 6
|
|
#define TMPV770X_NR_PLL 7
|
|
|
|
/* Clocks */
|
|
#define TMPV770X_CLK_PIPLL1_DIV1 0
|
|
#define TMPV770X_CLK_PIPLL1_DIV2 1
|
|
#define TMPV770X_CLK_PIPLL1_DIV4 2
|
|
#define TMPV770X_CLK_PIDNNPLL_DIV1 3
|
|
#define TMPV770X_CLK_DDRC_PHY_PLL0 4
|
|
#define TMPV770X_CLK_DDRC_PHY_PLL1 5
|
|
#define TMPV770X_CLK_D_PHYPLL 6
|
|
#define TMPV770X_CLK_PHY_PCIEPLL 7
|
|
#define TMPV770X_CLK_CA53CL0 8
|
|
#define TMPV770X_CLK_CA53CL1 9
|
|
#define TMPV770X_CLK_PISDMAC 10
|
|
#define TMPV770X_CLK_PIPDMAC0 11
|
|
#define TMPV770X_CLK_PIPDMAC1 12
|
|
#define TMPV770X_CLK_PIWRAM 13
|
|
#define TMPV770X_CLK_DDRC0 14
|
|
#define TMPV770X_CLK_DDRC0_SCLK 15
|
|
#define TMPV770X_CLK_DDRC0_NCLK 16
|
|
#define TMPV770X_CLK_DDRC0_MCLK 17
|
|
#define TMPV770X_CLK_DDRC0_APBCLK 18
|
|
#define TMPV770X_CLK_DDRC1 19
|
|
#define TMPV770X_CLK_DDRC1_SCLK 20
|
|
#define TMPV770X_CLK_DDRC1_NCLK 21
|
|
#define TMPV770X_CLK_DDRC1_MCLK 22
|
|
#define TMPV770X_CLK_DDRC1_APBCLK 23
|
|
#define TMPV770X_CLK_HOX 24
|
|
#define TMPV770X_CLK_PCIE_MSTR 25
|
|
#define TMPV770X_CLK_PCIE_AUX 26
|
|
#define TMPV770X_CLK_PIINTC 27
|
|
#define TMPV770X_CLK_PIETHER_BUS 28
|
|
#define TMPV770X_CLK_PISPI0 29
|
|
#define TMPV770X_CLK_PISPI1 30
|
|
#define TMPV770X_CLK_PISPI2 31
|
|
#define TMPV770X_CLK_PISPI3 32
|
|
#define TMPV770X_CLK_PISPI4 33
|
|
#define TMPV770X_CLK_PISPI5 34
|
|
#define TMPV770X_CLK_PISPI6 35
|
|
#define TMPV770X_CLK_PIUART0 36
|
|
#define TMPV770X_CLK_PIUART1 37
|
|
#define TMPV770X_CLK_PIUART2 38
|
|
#define TMPV770X_CLK_PIUART3 39
|
|
#define TMPV770X_CLK_PII2C0 40
|
|
#define TMPV770X_CLK_PII2C1 41
|
|
#define TMPV770X_CLK_PII2C2 42
|
|
#define TMPV770X_CLK_PII2C3 43
|
|
#define TMPV770X_CLK_PII2C4 44
|
|
#define TMPV770X_CLK_PII2C5 45
|
|
#define TMPV770X_CLK_PII2C6 46
|
|
#define TMPV770X_CLK_PII2C7 47
|
|
#define TMPV770X_CLK_PII2C8 48
|
|
#define TMPV770X_CLK_PIGPIO 49
|
|
#define TMPV770X_CLK_PIPGM 50
|
|
#define TMPV770X_CLK_PIPCMIF 51
|
|
#define TMPV770X_CLK_PIPCMIF_AUDIO_O 52
|
|
#define TMPV770X_CLK_PIPCMIF_AUDIO_I 53
|
|
#define TMPV770X_CLK_PICMPT0 54
|
|
#define TMPV770X_CLK_PICMPT1 55
|
|
#define TMPV770X_CLK_PITSC 56
|
|
#define TMPV770X_CLK_PIUWDT 57
|
|
#define TMPV770X_CLK_PISWDT 58
|
|
#define TMPV770X_CLK_WDTCLK 59
|
|
#define TMPV770X_CLK_PISUBUS_150M 60
|
|
#define TMPV770X_CLK_PISUBUS_300M 61
|
|
#define TMPV770X_CLK_PIPMU 62
|
|
#define TMPV770X_CLK_PIGPMU 63
|
|
#define TMPV770X_CLK_PITMU 64
|
|
#define TMPV770X_CLK_WRCK 65
|
|
#define TMPV770X_CLK_PIEMM 66
|
|
#define TMPV770X_CLK_PIMISC 67
|
|
#define TMPV770X_CLK_PIGCOMM 68
|
|
#define TMPV770X_CLK_PIDCOMM 69
|
|
#define TMPV770X_CLK_PICKMON 70
|
|
#define TMPV770X_CLK_PIMBUS 71
|
|
#define TMPV770X_CLK_SBUSCLK 72
|
|
#define TMPV770X_CLK_DDR0_APBCLKCLK 73
|
|
#define TMPV770X_CLK_DDR1_APBCLKCLK 74
|
|
#define TMPV770X_CLK_DSP0_PBCLK 75
|
|
#define TMPV770X_CLK_DSP1_PBCLK 76
|
|
#define TMPV770X_CLK_DSP2_PBCLK 77
|
|
#define TMPV770X_CLK_DSP3_PBCLK 78
|
|
#define TMPV770X_CLK_DSVIIF0_APBCLK 79
|
|
#define TMPV770X_CLK_VIIF0_APBCLK 80
|
|
#define TMPV770X_CLK_VIIF0_CFGCLK 81
|
|
#define TMPV770X_CLK_VIIF1_APBCLK 82
|
|
#define TMPV770X_CLK_VIIF1_CFGCLK 83
|
|
#define TMPV770X_CLK_VIIF2_APBCLK 84
|
|
#define TMPV770X_CLK_VIIF2_CFGCLK 85
|
|
#define TMPV770X_CLK_VIIF3_APBCLK 86
|
|
#define TMPV770X_CLK_VIIF3_CFGCLK 87
|
|
#define TMPV770X_CLK_VIIF4_APBCLK 88
|
|
#define TMPV770X_CLK_VIIF4_CFGCLK 89
|
|
#define TMPV770X_CLK_VIIF5_APBCLK 90
|
|
#define TMPV770X_CLK_VIIF5_CFGCLK 91
|
|
#define TMPV770X_CLK_VOIF_SBUSCLK 92
|
|
#define TMPV770X_CLK_VOIF_PROCCLK 93
|
|
#define TMPV770X_CLK_VOIF_DPHYCFGCLK 94
|
|
#define TMPV770X_CLK_DNN0 95
|
|
#define TMPV770X_CLK_STMAT 96
|
|
#define TMPV770X_CLK_HWA0 97
|
|
#define TMPV770X_CLK_AFFINE0 98
|
|
#define TMPV770X_CLK_HAMAT 99
|
|
#define TMPV770X_CLK_SMLDB 100
|
|
#define TMPV770X_CLK_HWA0_ASYNC 101
|
|
#define TMPV770X_CLK_HWA2 102
|
|
#define TMPV770X_CLK_FLMAT 103
|
|
#define TMPV770X_CLK_PYRAMID 104
|
|
#define TMPV770X_CLK_HWA2_ASYNC 105
|
|
#define TMPV770X_CLK_DSP0 106
|
|
#define TMPV770X_CLK_VIIFBS0 107
|
|
#define TMPV770X_CLK_VIIFBS0_L2ISP 108
|
|
#define TMPV770X_CLK_VIIFBS0_L1ISP 109
|
|
#define TMPV770X_CLK_VIIFBS0_PROC 110
|
|
#define TMPV770X_CLK_VIIFBS1 111
|
|
#define TMPV770X_CLK_VIIFBS2 112
|
|
#define TMPV770X_CLK_VIIFOP_MBUS 113
|
|
#define TMPV770X_CLK_VIIFOP0_PROC 114
|
|
#define TMPV770X_CLK_PIETHER_2P5M 115
|
|
#define TMPV770X_CLK_PIETHER_25M 116
|
|
#define TMPV770X_CLK_PIETHER_50M 117
|
|
#define TMPV770X_CLK_PIETHER_125M 118
|
|
#define TMPV770X_CLK_VOIF0_DPHYCFG 119
|
|
#define TMPV770X_CLK_VOIF0_PROC 120
|
|
#define TMPV770X_CLK_VOIF0_SBUS 121
|
|
#define TMPV770X_CLK_VOIF0_DSIREF 122
|
|
#define TMPV770X_CLK_VOIF0_PIXEL 123
|
|
#define TMPV770X_CLK_PIREFCLK 124
|
|
#define TMPV770X_CLK_SBUS 125
|
|
#define TMPV770X_CLK_BUSLCK 126
|
|
#define TMPV770X_NR_CLK 127
|
|
|
|
/* Reset */
|
|
#define TMPV770X_RESET_PIETHER_2P5M 0
|
|
#define TMPV770X_RESET_PIETHER_25M 1
|
|
#define TMPV770X_RESET_PIETHER_50M 2
|
|
#define TMPV770X_RESET_PIETHER_125M 3
|
|
#define TMPV770X_RESET_HOX 4
|
|
#define TMPV770X_RESET_PCIE_MSTR 5
|
|
#define TMPV770X_RESET_PCIE_AUX 6
|
|
#define TMPV770X_RESET_PIINTC 7
|
|
#define TMPV770X_RESET_PIETHER_BUS 8
|
|
#define TMPV770X_RESET_PISPI0 9
|
|
#define TMPV770X_RESET_PISPI1 10
|
|
#define TMPV770X_RESET_PISPI2 11
|
|
#define TMPV770X_RESET_PISPI3 12
|
|
#define TMPV770X_RESET_PISPI4 13
|
|
#define TMPV770X_RESET_PISPI5 14
|
|
#define TMPV770X_RESET_PISPI6 15
|
|
#define TMPV770X_RESET_PIUART0 16
|
|
#define TMPV770X_RESET_PIUART1 17
|
|
#define TMPV770X_RESET_PIUART2 18
|
|
#define TMPV770X_RESET_PIUART3 19
|
|
#define TMPV770X_RESET_PII2C0 20
|
|
#define TMPV770X_RESET_PII2C1 21
|
|
#define TMPV770X_RESET_PII2C2 22
|
|
#define TMPV770X_RESET_PII2C3 23
|
|
#define TMPV770X_RESET_PII2C4 24
|
|
#define TMPV770X_RESET_PII2C5 25
|
|
#define TMPV770X_RESET_PII2C6 26
|
|
#define TMPV770X_RESET_PII2C7 27
|
|
#define TMPV770X_RESET_PII2C8 28
|
|
#define TMPV770X_RESET_PIPCMIF 29
|
|
#define TMPV770X_RESET_PICKMON 30
|
|
#define TMPV770X_RESET_SBUSCLK 31
|
|
#define TMPV770X_NR_RESET 32
|
|
|
|
#endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */
|