mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-05 01:54:09 +08:00
2684ac05a8
This adds a driver for the blk-ctrl blocks found in the i.MX8M* line of SoCs. The blk-ctrl is a top-level peripheral located in the various *MIX power domains and interacts with the GPC power controller to provide the peripherals in the power domain access to the NoC and ensures that those peripherals are properly reset when their respective power domain is brought back to life. Software needs to do different things to make the bus handshake happen after the GPC *MIX domain is powered up and before it is powered down. As the requirements are quite different between the various blk-ctrls there is a callback function provided to hook in the proper sequence. The peripheral domains are quite uniform, they handle the soft clock enables and resets in the blk-ctrl address space and sequencing with the upstream GPC power domains. Signed-off-by: Lucas Stach <l.stach@pengutronix.de> Acked-by: Frieder Schrempf <frieder.schrempf@kontron.de> Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
9 lines
270 B
Makefile
9 lines
270 B
Makefile
# SPDX-License-Identifier: GPL-2.0-only
|
|
ifeq ($(CONFIG_ARM),y)
|
|
obj-$(CONFIG_ARCH_MXC) += soc-imx.o
|
|
endif
|
|
obj-$(CONFIG_HAVE_IMX_GPC) += gpc.o
|
|
obj-$(CONFIG_IMX_GPCV2_PM_DOMAINS) += gpcv2.o
|
|
obj-$(CONFIG_SOC_IMX8M) += soc-imx8m.o
|
|
obj-$(CONFIG_SOC_IMX8M) += imx8m-blk-ctrl.o
|