Keith Busch 66b8080991 PCI/AER: Cache capability position ... Save the position of the error reporting capability so it doesn't need to be rediscovered during error handling. Signed-off-by: Keith Busch <keith.busch@intel.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> CC: Lukas Wunner <lukas@wunner.de>		2016-09-27 16:01:49 -05:00
..
aer	PCI/AER: Cache capability position	2016-09-27 16:01:49 -05:00
aspm.c	PCI/ASPM: Remove redundant check of pcie_set_clkpm	2016-06-10 19:07:03 -05:00
Kconfig	PCI: Remove DPC tristate module option	2016-07-25 12:49:30 -05:00
Makefile	PCI: Add Downstream Port Containment driver	2016-05-03 10:39:24 -05:00
pcie-dpc.c	PCI: Bind DPC to Root Ports as well as Downstream Ports	2016-07-25 12:45:19 -05:00
pme.c	PCI/PME: Restructure pcie_pme_suspend() to prevent compiler warning	2016-02-05 16:28:03 -06:00
portdrv_acpi.c	Merge branches 'pci/dpc', 'pci/resource' and 'pci/thunderbolt' into next	2016-05-03 11:49:21 -05:00
portdrv_bus.c	PCI: Fix whitespace, capitalization, and spelling errors	2013-11-14 11:28:18 -07:00
portdrv_core.c	PCI: Add runtime PM support for PCIe ports	2016-06-13 14:58:53 -05:00
portdrv_pci.c	PCI: Add runtime PM support for PCIe ports	2016-06-13 14:58:53 -05:00
portdrv.h	Merge branches 'pci/dpc', 'pci/resource' and 'pci/thunderbolt' into next	2016-05-03 11:49:21 -05:00