mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-28 13:34:38 +08:00
a1b7cb92b4
The Keystone 2 66AK2G SoC has a single TMS320C66x DSP Core Subsystem (C66x CorePac), containing a C66x Fixed/Floating-Point DSP Core, and 32 KB of L1P & L1D SRAMs and a 1 MB L2 SRAM. Add the DT node for this DSP processor sub-system. The DT node has a new property 'power-domains' and no 'clocks' properties, and uses slightly different property values for 'resets' compared to other Keystone 2 SoCs. The processor does not have an MMU, and uses various IPC Generation registers and shared memory for inter-processor communication. The alias with a stem 'rproc' has also been added for the DSP, it provides a fixed remoteproc id for the DSP processor. Signed-off-by: Andrew F. Davis <afd@ti.com> Signed-off-by: Suman Anna <s-anna@ti.com> Signed-off-by: Santosh Shilimkar <ssantosh@kernel.org>
348 lines
9.0 KiB
Plaintext
348 lines
9.0 KiB
Plaintext
/*
|
|
* Device Tree Source for K2G SOC
|
|
*
|
|
* Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
* kind, whether express or implied; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/pinctrl/keystone.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
|
|
/ {
|
|
compatible = "ti,k2g","ti,keystone";
|
|
model = "Texas Instruments K2G SoC";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&gic>;
|
|
|
|
chosen { };
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
rproc0 = &dsp0;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
compatible = "arm,cortex-a15";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
gic: interrupt-controller@02561000 {
|
|
compatible = "arm,gic-400", "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x0 0x02561000 0x0 0x1000>,
|
|
<0x0 0x02562000 0x0 0x2000>,
|
|
<0x0 0x02564000 0x0 0x2000>,
|
|
<0x0 0x02566000 0x0 0x2000>;
|
|
interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) |
|
|
IRQ_TYPE_LEVEL_HIGH)>;
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv7-timer";
|
|
interrupts =
|
|
<GIC_PPI 13
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 14
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 11
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
|
|
<GIC_PPI 10
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
|
|
};
|
|
|
|
pmu {
|
|
compatible = "arm,cortex-a15-pmu";
|
|
interrupts = <GIC_SPI 4 IRQ_TYPE_EDGE_RISING>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
#pinctrl-cells = <1>;
|
|
compatible = "ti,keystone","simple-bus";
|
|
ranges = <0x0 0x0 0x0 0xc0000000>;
|
|
dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;
|
|
|
|
msm_ram: msmram@0c000000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x0c000000 0x100000>;
|
|
ranges = <0x0 0x0c000000 0x100000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
sram-bm@f7000 {
|
|
reg = <0x000f7000 0x8000>;
|
|
};
|
|
};
|
|
|
|
k2g_pinctrl: pinmux@02621000 {
|
|
compatible = "pinctrl-single";
|
|
reg = <0x02621000 0x410>;
|
|
pinctrl-single,register-width = <32>;
|
|
pinctrl-single,function-mask = <0x001b0007>;
|
|
};
|
|
|
|
devctrl: device-state-control@02620000 {
|
|
compatible = "ti,keystone-devctrl", "syscon";
|
|
reg = <0x02620000 0x1000>;
|
|
};
|
|
|
|
uart0: serial@02530c00 {
|
|
compatible = "ti,da830-uart", "ns16550a";
|
|
current-speed = <115200>;
|
|
reg-shift = <2>;
|
|
reg-io-width = <4>;
|
|
reg = <0x02530c00 0x100>;
|
|
interrupts = <GIC_SPI 164 IRQ_TYPE_EDGE_RISING>;
|
|
clock-frequency = <200000000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
dcan0: can@0260B200 {
|
|
compatible = "ti,am4372-d_can", "ti,am3352-d_can";
|
|
reg = <0x0260B200 0x200>;
|
|
interrupts = <GIC_SPI 190 IRQ_TYPE_EDGE_RISING>;
|
|
status = "disabled";
|
|
power-domains = <&k2g_pds 0x0008>;
|
|
clocks = <&k2g_clks 0x0008 1>;
|
|
};
|
|
|
|
dcan1: can@0260B400 {
|
|
compatible = "ti,am4372-d_can", "ti,am3352-d_can";
|
|
reg = <0x0260B400 0x200>;
|
|
interrupts = <GIC_SPI 193 IRQ_TYPE_EDGE_RISING>;
|
|
status = "disabled";
|
|
power-domains = <&k2g_pds 0x0009>;
|
|
clocks = <&k2g_clks 0x0009 1>;
|
|
};
|
|
|
|
kirq0: keystone_irq@026202a0 {
|
|
compatible = "ti,keystone-irq";
|
|
interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
ti,syscon-dev = <&devctrl 0x2a0>;
|
|
};
|
|
|
|
dspgpio0: keystone_dsp_gpio@02620240 {
|
|
compatible = "ti,keystone-dsp-gpio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio,syscon-dev = <&devctrl 0x240>;
|
|
};
|
|
|
|
dsp0: dsp@10800000 {
|
|
compatible = "ti,k2g-dsp";
|
|
reg = <0x10800000 0x00100000>,
|
|
<0x10e00000 0x00008000>,
|
|
<0x10f00000 0x00008000>;
|
|
reg-names = "l2sram", "l1pram", "l1dram";
|
|
power-domains = <&k2g_pds 0x0046>;
|
|
ti,syscon-dev = <&devctrl 0x844>;
|
|
resets = <&k2g_reset 0x0046 0x1>;
|
|
interrupt-parent = <&kirq0>;
|
|
interrupts = <0 8>;
|
|
interrupt-names = "vring", "exception";
|
|
kick-gpios = <&dspgpio0 27 0>;
|
|
status = "disabled";
|
|
};
|
|
|
|
msgmgr: msgmgr@02a00000 {
|
|
compatible = "ti,k2g-message-manager";
|
|
#mbox-cells = <2>;
|
|
reg-names = "queue_proxy_region",
|
|
"queue_state_debug_region";
|
|
reg = <0x02a00000 0x400000>, <0x028c3400 0x400>;
|
|
interrupt-names = "rx_005",
|
|
"rx_057";
|
|
interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|
|
|
|
pmmc: pmmc@02921c00 {
|
|
compatible = "ti,k2g-sci";
|
|
/*
|
|
* In case of rare platforms that does not use k2g as
|
|
* system master, use /delete-property/
|
|
*/
|
|
ti,system-reboot-controller;
|
|
mbox-names = "rx", "tx";
|
|
mboxes= <&msgmgr 5 2>,
|
|
<&msgmgr 0 0>;
|
|
reg-names = "debug_messages";
|
|
reg = <0x02921c00 0x400>;
|
|
|
|
k2g_pds: power-controller {
|
|
compatible = "ti,sci-pm-domain";
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
k2g_clks: clocks {
|
|
compatible = "ti,k2g-sci-clk";
|
|
#clock-cells = <2>;
|
|
};
|
|
|
|
k2g_reset: reset-controller {
|
|
compatible = "ti,sci-reset";
|
|
#reset-cells = <2>;
|
|
};
|
|
};
|
|
|
|
gpio0: gpio@2603000 {
|
|
compatible = "ti,k2g-gpio", "ti,keystone-gpio";
|
|
reg = <0x02603000 0x100>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
interrupts = <GIC_SPI 432 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 433 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 434 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 435 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 436 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 437 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 438 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 439 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 440 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
ti,ngpio = <144>;
|
|
ti,davinci-gpio-unbanked = <0>;
|
|
clocks = <&k2g_clks 0x001b 0x0>;
|
|
clock-names = "gpio";
|
|
};
|
|
|
|
gpio1: gpio@260a000 {
|
|
compatible = "ti,k2g-gpio", "ti,keystone-gpio";
|
|
reg = <0x0260a000 0x100>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupts = <GIC_SPI 442 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 443 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 444 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 445 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 446 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
ti,ngpio = <68>;
|
|
ti,davinci-gpio-unbanked = <0>;
|
|
clocks = <&k2g_clks 0x001c 0x0>;
|
|
clock-names = "gpio";
|
|
};
|
|
|
|
edma0: edma@02700000 {
|
|
compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
|
|
reg = <0x02700000 0x8000>;
|
|
reg-names = "edma3_cc";
|
|
interrupts = <GIC_SPI 200 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 216 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 217 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-names = "edma3_ccint", "emda3_mperr",
|
|
"edma3_ccerrint";
|
|
dma-requests = <64>;
|
|
#dma-cells = <2>;
|
|
|
|
ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;
|
|
|
|
ti,edma-memcpy-channels = <32 33 34 35>;
|
|
|
|
power-domains = <&k2g_pds 0x3f>;
|
|
};
|
|
|
|
edma0_tptc0: tptc@02760000 {
|
|
compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
|
|
reg = <0x02760000 0x400>;
|
|
power-domains = <&k2g_pds 0x3f>;
|
|
};
|
|
|
|
edma0_tptc1: tptc@02768000 {
|
|
compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
|
|
reg = <0x02768000 0x400>;
|
|
power-domains = <&k2g_pds 0x3f>;
|
|
};
|
|
|
|
edma1: edma@02728000 {
|
|
compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
|
|
reg = <0x02728000 0x8000>;
|
|
reg-names = "edma3_cc";
|
|
interrupts = <GIC_SPI 208 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 219 IRQ_TYPE_EDGE_RISING>,
|
|
<GIC_SPI 220 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-names = "edma3_ccint", "emda3_mperr",
|
|
"edma3_ccerrint";
|
|
dma-requests = <64>;
|
|
#dma-cells = <2>;
|
|
|
|
ti,tptcs = <&edma1_tptc0 7>, <&edma1_tptc1 0>;
|
|
|
|
/*
|
|
* memcpy is disabled, can be enabled with:
|
|
* ti,edma-memcpy-channels = <12 13 14 15>;
|
|
* for example.
|
|
*/
|
|
|
|
power-domains = <&k2g_pds 0x4f>;
|
|
};
|
|
|
|
edma1_tptc0: tptc@027b0000 {
|
|
compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
|
|
reg = <0x027b0000 0x400>;
|
|
power-domains = <&k2g_pds 0x4f>;
|
|
};
|
|
|
|
edma1_tptc1: tptc@027b8000 {
|
|
compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
|
|
reg = <0x027b8000 0x400>;
|
|
power-domains = <&k2g_pds 0x4f>;
|
|
};
|
|
|
|
mmc0: mmc@23000000 {
|
|
compatible = "ti,k2g-hsmmc", "ti,omap4-hsmmc";
|
|
reg = <0x23000000 0x400>;
|
|
interrupts = <GIC_SPI 96 IRQ_TYPE_EDGE_RISING>;
|
|
dmas = <&edma1 24 0>, <&edma1 25 0>;
|
|
dma-names = "tx", "rx";
|
|
bus-width = <4>;
|
|
ti,needs-special-reset;
|
|
no-1-8-v;
|
|
max-frequency = <96000000>;
|
|
power-domains = <&k2g_pds 0xb>;
|
|
clocks = <&k2g_clks 0xb 1>, <&k2g_clks 0xb 2>;
|
|
clock-names = "fck", "mmchsdb_fck";
|
|
status = "disabled";
|
|
};
|
|
|
|
mmc1: mmc@23100000 {
|
|
compatible = "ti,k2g-hsmmc", "ti,omap4-hsmmc";
|
|
reg = <0x23100000 0x400>;
|
|
interrupts = <GIC_SPI 97 IRQ_TYPE_EDGE_RISING>;
|
|
dmas = <&edma1 26 0>, <&edma1 27 0>;
|
|
dma-names = "tx", "rx";
|
|
bus-width = <8>;
|
|
ti,needs-special-reset;
|
|
ti,non-removable;
|
|
max-frequency = <96000000>;
|
|
power-domains = <&k2g_pds 0xc>;
|
|
clocks = <&k2g_clks 0xc 1>, <&k2g_clks 0xc 2>;
|
|
clock-names = "fck", "mmchsdb_fck";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|