mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 06:55:13 +08:00
393cae5f32
Start from ACE1.x, DOAISE is added to AC timing control register bit 5, it combines with DOAIS to get effective timing, and has the default value 1. The current code fills DOAIS, DACTQE and DODS bits to a variable initialized to zero, and updates the variable to AC timing control register. With this operation, We change DOAISE to 0, and force a much more aggressive timing. The timing is even unable to form a working waveform on SDA pin. This patch uses read-modify-write operation for the AC timing control register access, thus makes sure those bits not supposed and intended to change are not touched. Signed-off-by: Chao Song <chao.song@linux.intel.com> Reviewed-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Signed-off-by: Bard Liao <yung-chuan.liao@linux.intel.com> Link: https://lore.kernel.org/r/20231127124735.2080562-1-yung-chuan.liao@linux.intel.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
678 lines
17 KiB
C
678 lines
17 KiB
C
// SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
|
|
// Copyright(c) 2023 Intel Corporation. All rights reserved.
|
|
|
|
/*
|
|
* Soundwire Intel ops for LunarLake
|
|
*/
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/device.h>
|
|
#include <linux/soundwire/sdw_registers.h>
|
|
#include <linux/soundwire/sdw.h>
|
|
#include <linux/soundwire/sdw_intel.h>
|
|
#include <sound/pcm_params.h>
|
|
#include <sound/hda-mlink.h>
|
|
#include "cadence_master.h"
|
|
#include "bus.h"
|
|
#include "intel.h"
|
|
|
|
/*
|
|
* shim vendor-specific (vs) ops
|
|
*/
|
|
|
|
static void intel_shim_vs_init(struct sdw_intel *sdw)
|
|
{
|
|
void __iomem *shim_vs = sdw->link_res->shim_vs;
|
|
u16 act;
|
|
|
|
act = intel_readw(shim_vs, SDW_SHIM2_INTEL_VS_ACTMCTL);
|
|
u16p_replace_bits(&act, 0x1, SDW_SHIM2_INTEL_VS_ACTMCTL_DOAIS);
|
|
act |= SDW_SHIM2_INTEL_VS_ACTMCTL_DACTQE;
|
|
act |= SDW_SHIM2_INTEL_VS_ACTMCTL_DODS;
|
|
intel_writew(shim_vs, SDW_SHIM2_INTEL_VS_ACTMCTL, act);
|
|
usleep_range(10, 15);
|
|
}
|
|
|
|
static int intel_shim_check_wake(struct sdw_intel *sdw)
|
|
{
|
|
void __iomem *shim_vs;
|
|
u16 wake_sts;
|
|
|
|
shim_vs = sdw->link_res->shim_vs;
|
|
wake_sts = intel_readw(shim_vs, SDW_SHIM2_INTEL_VS_WAKESTS);
|
|
|
|
return wake_sts & SDW_SHIM2_INTEL_VS_WAKEEN_PWS;
|
|
}
|
|
|
|
static void intel_shim_wake(struct sdw_intel *sdw, bool wake_enable)
|
|
{
|
|
void __iomem *shim_vs = sdw->link_res->shim_vs;
|
|
u16 wake_en;
|
|
u16 wake_sts;
|
|
|
|
wake_en = intel_readw(shim_vs, SDW_SHIM2_INTEL_VS_WAKEEN);
|
|
|
|
if (wake_enable) {
|
|
/* Enable the wakeup */
|
|
wake_en |= SDW_SHIM2_INTEL_VS_WAKEEN_PWE;
|
|
intel_writew(shim_vs, SDW_SHIM2_INTEL_VS_WAKEEN, wake_en);
|
|
} else {
|
|
/* Disable the wake up interrupt */
|
|
wake_en &= ~SDW_SHIM2_INTEL_VS_WAKEEN_PWE;
|
|
intel_writew(shim_vs, SDW_SHIM2_INTEL_VS_WAKEEN, wake_en);
|
|
|
|
/* Clear wake status (W1C) */
|
|
wake_sts = intel_readw(shim_vs, SDW_SHIM2_INTEL_VS_WAKESTS);
|
|
wake_sts |= SDW_SHIM2_INTEL_VS_WAKEEN_PWS;
|
|
intel_writew(shim_vs, SDW_SHIM2_INTEL_VS_WAKESTS, wake_sts);
|
|
}
|
|
}
|
|
|
|
static int intel_link_power_up(struct sdw_intel *sdw)
|
|
{
|
|
struct sdw_bus *bus = &sdw->cdns.bus;
|
|
struct sdw_master_prop *prop = &bus->prop;
|
|
u32 *shim_mask = sdw->link_res->shim_mask;
|
|
unsigned int link_id = sdw->instance;
|
|
u32 syncprd;
|
|
int ret;
|
|
|
|
mutex_lock(sdw->link_res->shim_lock);
|
|
|
|
if (!*shim_mask) {
|
|
/* we first need to program the SyncPRD/CPU registers */
|
|
dev_dbg(sdw->cdns.dev, "first link up, programming SYNCPRD\n");
|
|
|
|
if (prop->mclk_freq % 6000000)
|
|
syncprd = SDW_SHIM_SYNC_SYNCPRD_VAL_38_4;
|
|
else
|
|
syncprd = SDW_SHIM_SYNC_SYNCPRD_VAL_24;
|
|
|
|
ret = hdac_bus_eml_sdw_set_syncprd_unlocked(sdw->link_res->hbus, syncprd);
|
|
if (ret < 0) {
|
|
dev_err(sdw->cdns.dev, "%s: hdac_bus_eml_sdw_set_syncprd failed: %d\n",
|
|
__func__, ret);
|
|
goto out;
|
|
}
|
|
}
|
|
|
|
ret = hdac_bus_eml_sdw_power_up_unlocked(sdw->link_res->hbus, link_id);
|
|
if (ret < 0) {
|
|
dev_err(sdw->cdns.dev, "%s: hdac_bus_eml_sdw_power_up failed: %d\n",
|
|
__func__, ret);
|
|
goto out;
|
|
}
|
|
|
|
if (!*shim_mask) {
|
|
/* SYNCPU will change once link is active */
|
|
ret = hdac_bus_eml_sdw_wait_syncpu_unlocked(sdw->link_res->hbus);
|
|
if (ret < 0) {
|
|
dev_err(sdw->cdns.dev, "%s: hdac_bus_eml_sdw_wait_syncpu failed: %d\n",
|
|
__func__, ret);
|
|
goto out;
|
|
}
|
|
}
|
|
|
|
*shim_mask |= BIT(link_id);
|
|
|
|
sdw->cdns.link_up = true;
|
|
|
|
intel_shim_vs_init(sdw);
|
|
|
|
out:
|
|
mutex_unlock(sdw->link_res->shim_lock);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int intel_link_power_down(struct sdw_intel *sdw)
|
|
{
|
|
u32 *shim_mask = sdw->link_res->shim_mask;
|
|
unsigned int link_id = sdw->instance;
|
|
int ret;
|
|
|
|
mutex_lock(sdw->link_res->shim_lock);
|
|
|
|
sdw->cdns.link_up = false;
|
|
|
|
*shim_mask &= ~BIT(link_id);
|
|
|
|
ret = hdac_bus_eml_sdw_power_down_unlocked(sdw->link_res->hbus, link_id);
|
|
if (ret < 0) {
|
|
dev_err(sdw->cdns.dev, "%s: hdac_bus_eml_sdw_power_down failed: %d\n",
|
|
__func__, ret);
|
|
|
|
/*
|
|
* we leave the sdw->cdns.link_up flag as false since we've disabled
|
|
* the link at this point and cannot handle interrupts any longer.
|
|
*/
|
|
}
|
|
|
|
mutex_unlock(sdw->link_res->shim_lock);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void intel_sync_arm(struct sdw_intel *sdw)
|
|
{
|
|
unsigned int link_id = sdw->instance;
|
|
|
|
mutex_lock(sdw->link_res->shim_lock);
|
|
|
|
hdac_bus_eml_sdw_sync_arm_unlocked(sdw->link_res->hbus, link_id);
|
|
|
|
mutex_unlock(sdw->link_res->shim_lock);
|
|
}
|
|
|
|
static int intel_sync_go_unlocked(struct sdw_intel *sdw)
|
|
{
|
|
int ret;
|
|
|
|
ret = hdac_bus_eml_sdw_sync_go_unlocked(sdw->link_res->hbus);
|
|
if (ret < 0)
|
|
dev_err(sdw->cdns.dev, "%s: SyncGO clear failed: %d\n", __func__, ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int intel_sync_go(struct sdw_intel *sdw)
|
|
{
|
|
int ret;
|
|
|
|
mutex_lock(sdw->link_res->shim_lock);
|
|
|
|
ret = intel_sync_go_unlocked(sdw);
|
|
|
|
mutex_unlock(sdw->link_res->shim_lock);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static bool intel_check_cmdsync_unlocked(struct sdw_intel *sdw)
|
|
{
|
|
return hdac_bus_eml_sdw_check_cmdsync_unlocked(sdw->link_res->hbus);
|
|
}
|
|
|
|
/* DAI callbacks */
|
|
static int intel_params_stream(struct sdw_intel *sdw,
|
|
struct snd_pcm_substream *substream,
|
|
struct snd_soc_dai *dai,
|
|
struct snd_pcm_hw_params *hw_params,
|
|
int link_id, int alh_stream_id)
|
|
{
|
|
struct sdw_intel_link_res *res = sdw->link_res;
|
|
struct sdw_intel_stream_params_data params_data;
|
|
|
|
params_data.substream = substream;
|
|
params_data.dai = dai;
|
|
params_data.hw_params = hw_params;
|
|
params_data.link_id = link_id;
|
|
params_data.alh_stream_id = alh_stream_id;
|
|
|
|
if (res->ops && res->ops->params_stream && res->dev)
|
|
return res->ops->params_stream(res->dev,
|
|
¶ms_data);
|
|
return -EIO;
|
|
}
|
|
|
|
static int intel_free_stream(struct sdw_intel *sdw,
|
|
struct snd_pcm_substream *substream,
|
|
struct snd_soc_dai *dai,
|
|
int link_id)
|
|
|
|
{
|
|
struct sdw_intel_link_res *res = sdw->link_res;
|
|
struct sdw_intel_stream_free_data free_data;
|
|
|
|
free_data.substream = substream;
|
|
free_data.dai = dai;
|
|
free_data.link_id = link_id;
|
|
|
|
if (res->ops && res->ops->free_stream && res->dev)
|
|
return res->ops->free_stream(res->dev,
|
|
&free_data);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* DAI operations
|
|
*/
|
|
static int intel_hw_params(struct snd_pcm_substream *substream,
|
|
struct snd_pcm_hw_params *params,
|
|
struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
struct sdw_cdns_dai_runtime *dai_runtime;
|
|
struct sdw_cdns_pdi *pdi;
|
|
struct sdw_stream_config sconfig;
|
|
struct sdw_port_config *pconfig;
|
|
int ch, dir;
|
|
int ret;
|
|
|
|
dai_runtime = cdns->dai_runtime_array[dai->id];
|
|
if (!dai_runtime)
|
|
return -EIO;
|
|
|
|
ch = params_channels(params);
|
|
if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
|
|
dir = SDW_DATA_DIR_RX;
|
|
else
|
|
dir = SDW_DATA_DIR_TX;
|
|
|
|
pdi = sdw_cdns_alloc_pdi(cdns, &cdns->pcm, ch, dir, dai->id);
|
|
|
|
if (!pdi) {
|
|
ret = -EINVAL;
|
|
goto error;
|
|
}
|
|
|
|
/* the SHIM will be configured in the callback functions */
|
|
|
|
sdw_cdns_config_stream(cdns, ch, dir, pdi);
|
|
|
|
/* store pdi and state, may be needed in prepare step */
|
|
dai_runtime->paused = false;
|
|
dai_runtime->suspended = false;
|
|
dai_runtime->pdi = pdi;
|
|
|
|
/* Inform DSP about PDI stream number */
|
|
ret = intel_params_stream(sdw, substream, dai, params,
|
|
sdw->instance,
|
|
pdi->intel_alh_id);
|
|
if (ret)
|
|
goto error;
|
|
|
|
sconfig.direction = dir;
|
|
sconfig.ch_count = ch;
|
|
sconfig.frame_rate = params_rate(params);
|
|
sconfig.type = dai_runtime->stream_type;
|
|
|
|
sconfig.bps = snd_pcm_format_width(params_format(params));
|
|
|
|
/* Port configuration */
|
|
pconfig = kzalloc(sizeof(*pconfig), GFP_KERNEL);
|
|
if (!pconfig) {
|
|
ret = -ENOMEM;
|
|
goto error;
|
|
}
|
|
|
|
pconfig->num = pdi->num;
|
|
pconfig->ch_mask = (1 << ch) - 1;
|
|
|
|
ret = sdw_stream_add_master(&cdns->bus, &sconfig,
|
|
pconfig, 1, dai_runtime->stream);
|
|
if (ret)
|
|
dev_err(cdns->dev, "add master to stream failed:%d\n", ret);
|
|
|
|
kfree(pconfig);
|
|
error:
|
|
return ret;
|
|
}
|
|
|
|
static int intel_prepare(struct snd_pcm_substream *substream,
|
|
struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
struct sdw_cdns_dai_runtime *dai_runtime;
|
|
int ch, dir;
|
|
int ret = 0;
|
|
|
|
dai_runtime = cdns->dai_runtime_array[dai->id];
|
|
if (!dai_runtime) {
|
|
dev_err(dai->dev, "failed to get dai runtime in %s\n",
|
|
__func__);
|
|
return -EIO;
|
|
}
|
|
|
|
if (dai_runtime->suspended) {
|
|
struct snd_soc_pcm_runtime *rtd = snd_soc_substream_to_rtd(substream);
|
|
struct snd_pcm_hw_params *hw_params;
|
|
|
|
hw_params = &rtd->dpcm[substream->stream].hw_params;
|
|
|
|
dai_runtime->suspended = false;
|
|
|
|
/*
|
|
* .prepare() is called after system resume, where we
|
|
* need to reinitialize the SHIM/ALH/Cadence IP.
|
|
* .prepare() is also called to deal with underflows,
|
|
* but in those cases we cannot touch ALH/SHIM
|
|
* registers
|
|
*/
|
|
|
|
/* configure stream */
|
|
ch = params_channels(hw_params);
|
|
if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
|
|
dir = SDW_DATA_DIR_RX;
|
|
else
|
|
dir = SDW_DATA_DIR_TX;
|
|
|
|
/* the SHIM will be configured in the callback functions */
|
|
|
|
sdw_cdns_config_stream(cdns, ch, dir, dai_runtime->pdi);
|
|
|
|
/* Inform DSP about PDI stream number */
|
|
ret = intel_params_stream(sdw, substream, dai,
|
|
hw_params,
|
|
sdw->instance,
|
|
dai_runtime->pdi->intel_alh_id);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int
|
|
intel_hw_free(struct snd_pcm_substream *substream, struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
struct sdw_cdns_dai_runtime *dai_runtime;
|
|
int ret;
|
|
|
|
dai_runtime = cdns->dai_runtime_array[dai->id];
|
|
if (!dai_runtime)
|
|
return -EIO;
|
|
|
|
/*
|
|
* The sdw stream state will transition to RELEASED when stream->
|
|
* master_list is empty. So the stream state will transition to
|
|
* DEPREPARED for the first cpu-dai and to RELEASED for the last
|
|
* cpu-dai.
|
|
*/
|
|
ret = sdw_stream_remove_master(&cdns->bus, dai_runtime->stream);
|
|
if (ret < 0) {
|
|
dev_err(dai->dev, "remove master from stream %s failed: %d\n",
|
|
dai_runtime->stream->name, ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = intel_free_stream(sdw, substream, dai, sdw->instance);
|
|
if (ret < 0) {
|
|
dev_err(dai->dev, "intel_free_stream: failed %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
dai_runtime->pdi = NULL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int intel_pcm_set_sdw_stream(struct snd_soc_dai *dai,
|
|
void *stream, int direction)
|
|
{
|
|
return cdns_set_sdw_stream(dai, stream, direction);
|
|
}
|
|
|
|
static void *intel_get_sdw_stream(struct snd_soc_dai *dai,
|
|
int direction)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_cdns_dai_runtime *dai_runtime;
|
|
|
|
dai_runtime = cdns->dai_runtime_array[dai->id];
|
|
if (!dai_runtime)
|
|
return ERR_PTR(-EINVAL);
|
|
|
|
return dai_runtime->stream;
|
|
}
|
|
|
|
static int intel_trigger(struct snd_pcm_substream *substream, int cmd, struct snd_soc_dai *dai)
|
|
{
|
|
struct sdw_cdns *cdns = snd_soc_dai_get_drvdata(dai);
|
|
struct sdw_intel *sdw = cdns_to_intel(cdns);
|
|
struct sdw_intel_link_res *res = sdw->link_res;
|
|
struct sdw_cdns_dai_runtime *dai_runtime;
|
|
int ret = 0;
|
|
|
|
/*
|
|
* The .trigger callback is used to program HDaudio DMA and send required IPC to audio
|
|
* firmware.
|
|
*/
|
|
if (res->ops && res->ops->trigger) {
|
|
ret = res->ops->trigger(substream, cmd, dai);
|
|
if (ret < 0)
|
|
return ret;
|
|
}
|
|
|
|
dai_runtime = cdns->dai_runtime_array[dai->id];
|
|
if (!dai_runtime) {
|
|
dev_err(dai->dev, "failed to get dai runtime in %s\n",
|
|
__func__);
|
|
return -EIO;
|
|
}
|
|
|
|
switch (cmd) {
|
|
case SNDRV_PCM_TRIGGER_SUSPEND:
|
|
|
|
/*
|
|
* The .prepare callback is used to deal with xruns and resume operations.
|
|
* In the case of xruns, the DMAs and SHIM registers cannot be touched,
|
|
* but for resume operations the DMAs and SHIM registers need to be initialized.
|
|
* the .trigger callback is used to track the suspend case only.
|
|
*/
|
|
|
|
dai_runtime->suspended = true;
|
|
|
|
break;
|
|
|
|
case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
|
|
dai_runtime->paused = true;
|
|
break;
|
|
case SNDRV_PCM_TRIGGER_STOP:
|
|
case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
|
|
dai_runtime->paused = false;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct snd_soc_dai_ops intel_pcm_dai_ops = {
|
|
.hw_params = intel_hw_params,
|
|
.prepare = intel_prepare,
|
|
.hw_free = intel_hw_free,
|
|
.trigger = intel_trigger,
|
|
.set_stream = intel_pcm_set_sdw_stream,
|
|
.get_stream = intel_get_sdw_stream,
|
|
};
|
|
|
|
static const struct snd_soc_component_driver dai_component = {
|
|
.name = "soundwire",
|
|
};
|
|
|
|
/*
|
|
* PDI routines
|
|
*/
|
|
static void intel_pdi_init(struct sdw_intel *sdw,
|
|
struct sdw_cdns_stream_config *config)
|
|
{
|
|
void __iomem *shim = sdw->link_res->shim;
|
|
int pcm_cap;
|
|
|
|
/* PCM Stream Capability */
|
|
pcm_cap = intel_readw(shim, SDW_SHIM2_PCMSCAP);
|
|
|
|
config->pcm_bd = FIELD_GET(SDW_SHIM2_PCMSCAP_BSS, pcm_cap);
|
|
config->pcm_in = FIELD_GET(SDW_SHIM2_PCMSCAP_ISS, pcm_cap);
|
|
config->pcm_out = FIELD_GET(SDW_SHIM2_PCMSCAP_ISS, pcm_cap);
|
|
|
|
dev_dbg(sdw->cdns.dev, "PCM cap bd:%d in:%d out:%d\n",
|
|
config->pcm_bd, config->pcm_in, config->pcm_out);
|
|
}
|
|
|
|
static int
|
|
intel_pdi_get_ch_cap(struct sdw_intel *sdw, unsigned int pdi_num)
|
|
{
|
|
void __iomem *shim = sdw->link_res->shim;
|
|
|
|
/* zero based values for channel count in register */
|
|
return intel_readw(shim, SDW_SHIM2_PCMSYCHC(pdi_num)) + 1;
|
|
}
|
|
|
|
static void intel_pdi_get_ch_update(struct sdw_intel *sdw,
|
|
struct sdw_cdns_pdi *pdi,
|
|
unsigned int num_pdi,
|
|
unsigned int *num_ch)
|
|
{
|
|
int ch_count = 0;
|
|
int i;
|
|
|
|
for (i = 0; i < num_pdi; i++) {
|
|
pdi->ch_count = intel_pdi_get_ch_cap(sdw, pdi->num);
|
|
ch_count += pdi->ch_count;
|
|
pdi++;
|
|
}
|
|
|
|
*num_ch = ch_count;
|
|
}
|
|
|
|
static void intel_pdi_stream_ch_update(struct sdw_intel *sdw,
|
|
struct sdw_cdns_streams *stream)
|
|
{
|
|
intel_pdi_get_ch_update(sdw, stream->bd, stream->num_bd,
|
|
&stream->num_ch_bd);
|
|
|
|
intel_pdi_get_ch_update(sdw, stream->in, stream->num_in,
|
|
&stream->num_ch_in);
|
|
|
|
intel_pdi_get_ch_update(sdw, stream->out, stream->num_out,
|
|
&stream->num_ch_out);
|
|
}
|
|
|
|
static int intel_create_dai(struct sdw_cdns *cdns,
|
|
struct snd_soc_dai_driver *dais,
|
|
enum intel_pdi_type type,
|
|
u32 num, u32 off, u32 max_ch)
|
|
{
|
|
int i;
|
|
|
|
if (!num)
|
|
return 0;
|
|
|
|
for (i = off; i < (off + num); i++) {
|
|
dais[i].name = devm_kasprintf(cdns->dev, GFP_KERNEL,
|
|
"SDW%d Pin%d",
|
|
cdns->instance, i);
|
|
if (!dais[i].name)
|
|
return -ENOMEM;
|
|
|
|
if (type == INTEL_PDI_BD || type == INTEL_PDI_OUT) {
|
|
dais[i].playback.channels_min = 1;
|
|
dais[i].playback.channels_max = max_ch;
|
|
}
|
|
|
|
if (type == INTEL_PDI_BD || type == INTEL_PDI_IN) {
|
|
dais[i].capture.channels_min = 1;
|
|
dais[i].capture.channels_max = max_ch;
|
|
}
|
|
|
|
dais[i].ops = &intel_pcm_dai_ops;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int intel_register_dai(struct sdw_intel *sdw)
|
|
{
|
|
struct sdw_cdns_dai_runtime **dai_runtime_array;
|
|
struct sdw_cdns_stream_config config;
|
|
struct sdw_cdns *cdns = &sdw->cdns;
|
|
struct sdw_cdns_streams *stream;
|
|
struct snd_soc_dai_driver *dais;
|
|
int num_dai;
|
|
int ret;
|
|
int off = 0;
|
|
|
|
/* Read the PDI config and initialize cadence PDI */
|
|
intel_pdi_init(sdw, &config);
|
|
ret = sdw_cdns_pdi_init(cdns, config);
|
|
if (ret)
|
|
return ret;
|
|
|
|
intel_pdi_stream_ch_update(sdw, &sdw->cdns.pcm);
|
|
|
|
/* DAIs are created based on total number of PDIs supported */
|
|
num_dai = cdns->pcm.num_pdi;
|
|
|
|
dai_runtime_array = devm_kcalloc(cdns->dev, num_dai,
|
|
sizeof(struct sdw_cdns_dai_runtime *),
|
|
GFP_KERNEL);
|
|
if (!dai_runtime_array)
|
|
return -ENOMEM;
|
|
cdns->dai_runtime_array = dai_runtime_array;
|
|
|
|
dais = devm_kcalloc(cdns->dev, num_dai, sizeof(*dais), GFP_KERNEL);
|
|
if (!dais)
|
|
return -ENOMEM;
|
|
|
|
/* Create PCM DAIs */
|
|
stream = &cdns->pcm;
|
|
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_IN, cdns->pcm.num_in,
|
|
off, stream->num_ch_in);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pcm.num_in;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_OUT, cdns->pcm.num_out,
|
|
off, stream->num_ch_out);
|
|
if (ret)
|
|
return ret;
|
|
|
|
off += cdns->pcm.num_out;
|
|
ret = intel_create_dai(cdns, dais, INTEL_PDI_BD, cdns->pcm.num_bd,
|
|
off, stream->num_ch_bd);
|
|
if (ret)
|
|
return ret;
|
|
|
|
return devm_snd_soc_register_component(cdns->dev, &dai_component,
|
|
dais, num_dai);
|
|
}
|
|
|
|
static void intel_program_sdi(struct sdw_intel *sdw, int dev_num)
|
|
{
|
|
int ret;
|
|
|
|
ret = hdac_bus_eml_sdw_set_lsdiid(sdw->link_res->hbus, sdw->instance, dev_num);
|
|
if (ret < 0)
|
|
dev_err(sdw->cdns.dev, "%s: could not set lsdiid for link %d %d\n",
|
|
__func__, sdw->instance, dev_num);
|
|
}
|
|
|
|
const struct sdw_intel_hw_ops sdw_intel_lnl_hw_ops = {
|
|
.debugfs_init = intel_ace2x_debugfs_init,
|
|
.debugfs_exit = intel_ace2x_debugfs_exit,
|
|
|
|
.register_dai = intel_register_dai,
|
|
|
|
.check_clock_stop = intel_check_clock_stop,
|
|
.start_bus = intel_start_bus,
|
|
.start_bus_after_reset = intel_start_bus_after_reset,
|
|
.start_bus_after_clock_stop = intel_start_bus_after_clock_stop,
|
|
.stop_bus = intel_stop_bus,
|
|
|
|
.link_power_up = intel_link_power_up,
|
|
.link_power_down = intel_link_power_down,
|
|
|
|
.shim_check_wake = intel_shim_check_wake,
|
|
.shim_wake = intel_shim_wake,
|
|
|
|
.pre_bank_switch = intel_pre_bank_switch,
|
|
.post_bank_switch = intel_post_bank_switch,
|
|
|
|
.sync_arm = intel_sync_arm,
|
|
.sync_go_unlocked = intel_sync_go_unlocked,
|
|
.sync_go = intel_sync_go,
|
|
.sync_check_cmdsync_unlocked = intel_check_cmdsync_unlocked,
|
|
|
|
.program_sdi = intel_program_sdi,
|
|
};
|
|
EXPORT_SYMBOL_NS(sdw_intel_lnl_hw_ops, SOUNDWIRE_INTEL);
|
|
|
|
MODULE_IMPORT_NS(SND_SOC_SOF_HDA_MLINK);
|