mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-16 08:44:21 +08:00
26922c5909
For a long time, gcc has warned about odd configurations on s3c64xx: In file included from arch/arm/plat-samsung/pm.c:34:0: arch/arm/mach-s3c64xx/include/mach/pm-core.h:61:0: warning: "s3c_irqwake_eintallow" redefined #define s3c_irqwake_eintallow ((1 << 28) - 1) In file included from arch/arm/plat-samsung/pm.c:33:0: arch/arm/plat-samsung/include/plat/pm.h:49:0: note: this is the location of the previous definition #define s3c_irqwake_eintallow 0 The definitions of s3c_irqwake_intallow and s3c_irqwake_eintallow are a bit consistent between the various platforms. Things have become easier now that it's only s3c24xx and s3c64xx that use them at all, so I've tried to rearrange the definitions to make it more obvious what is going on. Signed-off-by: Arnd Bergmann <arnd@arndb.de> Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
121 lines
2.7 KiB
C
121 lines
2.7 KiB
C
/* linux/arch/arm/plat-s3c24xx/irq-om.c
|
|
*
|
|
* Copyright (c) 2003-2004 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* S3C24XX - IRQ PM code
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/syscore_ops.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <plat/cpu.h>
|
|
#include <plat/pm.h>
|
|
#include <plat/map-base.h>
|
|
#include <plat/map-s3c.h>
|
|
|
|
#include <mach/regs-irq.h>
|
|
#include <mach/regs-gpio.h>
|
|
#include <mach/pm-core.h>
|
|
|
|
#include <asm/irq.h>
|
|
|
|
int s3c_irq_wake(struct irq_data *data, unsigned int state)
|
|
{
|
|
unsigned long irqbit = 1 << data->hwirq;
|
|
|
|
if (!(s3c_irqwake_intallow & irqbit))
|
|
return -ENOENT;
|
|
|
|
pr_info("wake %s for hwirq %lu\n",
|
|
state ? "enabled" : "disabled", data->hwirq);
|
|
|
|
if (!state)
|
|
s3c_irqwake_intmask |= irqbit;
|
|
else
|
|
s3c_irqwake_intmask &= ~irqbit;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct sleep_save irq_save[] = {
|
|
SAVE_ITEM(S3C2410_INTMSK),
|
|
SAVE_ITEM(S3C2410_INTSUBMSK),
|
|
};
|
|
|
|
/* the extint values move between the s3c2410/s3c2440 and the s3c2412
|
|
* so we use an array to hold them, and to calculate the address of
|
|
* the register at run-time
|
|
*/
|
|
|
|
static unsigned long save_extint[3];
|
|
static unsigned long save_eintflt[4];
|
|
static unsigned long save_eintmask;
|
|
|
|
static int s3c24xx_irq_suspend(void)
|
|
{
|
|
unsigned int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(save_extint); i++)
|
|
save_extint[i] = __raw_readl(S3C24XX_EXTINT0 + (i*4));
|
|
|
|
for (i = 0; i < ARRAY_SIZE(save_eintflt); i++)
|
|
save_eintflt[i] = __raw_readl(S3C24XX_EINFLT0 + (i*4));
|
|
|
|
s3c_pm_do_save(irq_save, ARRAY_SIZE(irq_save));
|
|
save_eintmask = __raw_readl(S3C24XX_EINTMASK);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void s3c24xx_irq_resume(void)
|
|
{
|
|
unsigned int i;
|
|
|
|
for (i = 0; i < ARRAY_SIZE(save_extint); i++)
|
|
__raw_writel(save_extint[i], S3C24XX_EXTINT0 + (i*4));
|
|
|
|
for (i = 0; i < ARRAY_SIZE(save_eintflt); i++)
|
|
__raw_writel(save_eintflt[i], S3C24XX_EINFLT0 + (i*4));
|
|
|
|
s3c_pm_do_restore(irq_save, ARRAY_SIZE(irq_save));
|
|
__raw_writel(save_eintmask, S3C24XX_EINTMASK);
|
|
}
|
|
|
|
struct syscore_ops s3c24xx_irq_syscore_ops = {
|
|
.suspend = s3c24xx_irq_suspend,
|
|
.resume = s3c24xx_irq_resume,
|
|
};
|
|
|
|
#ifdef CONFIG_CPU_S3C2416
|
|
static struct sleep_save s3c2416_irq_save[] = {
|
|
SAVE_ITEM(S3C2416_INTMSK2),
|
|
};
|
|
|
|
static int s3c2416_irq_suspend(void)
|
|
{
|
|
s3c_pm_do_save(s3c2416_irq_save, ARRAY_SIZE(s3c2416_irq_save));
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void s3c2416_irq_resume(void)
|
|
{
|
|
s3c_pm_do_restore(s3c2416_irq_save, ARRAY_SIZE(s3c2416_irq_save));
|
|
}
|
|
|
|
struct syscore_ops s3c2416_irq_syscore_ops = {
|
|
.suspend = s3c2416_irq_suspend,
|
|
.resume = s3c2416_irq_resume,
|
|
};
|
|
#endif
|