mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-14 06:24:53 +08:00
7958f88aa6
Add device tree binding documentation and header file for Renesas RZ/G2L pinctrl. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20210727112328.18809-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
24 lines
701 B
C
24 lines
701 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* This header provides constants for Renesas RZ/G2L family pinctrl bindings.
|
|
*
|
|
* Copyright (C) 2021 Renesas Electronics Corp.
|
|
*
|
|
*/
|
|
|
|
#ifndef __DT_BINDINGS_RZG2L_PINCTRL_H
|
|
#define __DT_BINDINGS_RZG2L_PINCTRL_H
|
|
|
|
#define RZG2L_PINS_PER_PORT 8
|
|
|
|
/*
|
|
* Create the pin index from its bank and position numbers and store in
|
|
* the upper 16 bits the alternate function identifier
|
|
*/
|
|
#define RZG2L_PORT_PINMUX(b, p, f) ((b) * RZG2L_PINS_PER_PORT + (p) | ((f) << 16))
|
|
|
|
/* Convert a port and pin label to its global pin index */
|
|
#define RZG2L_GPIO(port, pin) ((port) * RZG2L_PINS_PER_PORT + (pin))
|
|
|
|
#endif /* __DT_BINDINGS_RZG2L_PINCTRL_H */
|