mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-18 16:44:27 +08:00
f2b883bbdd
This rewrites the ux500/u8500 clock bindings in YAML schema and extends them with the PRCC reset controller. The bindings are a bit idiomatic but it just reflects their age, the ux500 platform was used as guinea pig for early device tree conversion of platforms in 2015. The new subnode for the reset controller follows the pattern of the old bindings and adds a node with reset-cells for this. Cc: devicetree@vger.kernel.org Cc: Philipp Zabel <p.zabel@pengutronix.de> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Ulf Hansson <ulf.hansson@linaro.org> Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Link: https://lore.kernel.org/r/20210921184803.1757916-1-linus.walleij@linaro.org Signed-off-by: Stephen Boyd <sboyd@kernel.org>
52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
#ifndef _DT_BINDINGS_STE_PRCC_RESET
|
|
#define _DT_BINDINGS_STE_PRCC_RESET
|
|
|
|
#define DB8500_PRCC_1 1
|
|
#define DB8500_PRCC_2 2
|
|
#define DB8500_PRCC_3 3
|
|
#define DB8500_PRCC_6 6
|
|
|
|
/* Reset lines on PRCC 1 */
|
|
#define DB8500_PRCC_1_RESET_UART0 0
|
|
#define DB8500_PRCC_1_RESET_UART1 1
|
|
#define DB8500_PRCC_1_RESET_I2C1 2
|
|
#define DB8500_PRCC_1_RESET_MSP0 3
|
|
#define DB8500_PRCC_1_RESET_MSP1 4
|
|
#define DB8500_PRCC_1_RESET_SDI0 5
|
|
#define DB8500_PRCC_1_RESET_I2C2 6
|
|
#define DB8500_PRCC_1_RESET_SPI3 7
|
|
#define DB8500_PRCC_1_RESET_SLIMBUS0 8
|
|
#define DB8500_PRCC_1_RESET_I2C4 9
|
|
#define DB8500_PRCC_1_RESET_MSP3 10
|
|
#define DB8500_PRCC_1_RESET_PER_MSP3 11
|
|
#define DB8500_PRCC_1_RESET_PER_MSP1 12
|
|
#define DB8500_PRCC_1_RESET_PER_MSP0 13
|
|
#define DB8500_PRCC_1_RESET_PER_SLIMBUS 14
|
|
|
|
/* Reset lines on PRCC 2 */
|
|
#define DB8500_PRCC_2_RESET_I2C3 0
|
|
#define DB8500_PRCC_2_RESET_PWL 1
|
|
#define DB8500_PRCC_2_RESET_SDI4 2
|
|
#define DB8500_PRCC_2_RESET_MSP2 3
|
|
#define DB8500_PRCC_2_RESET_SDI1 4
|
|
#define DB8500_PRCC_2_RESET_SDI3 5
|
|
#define DB8500_PRCC_2_RESET_HSIRX 6
|
|
#define DB8500_PRCC_2_RESET_HSITX 7
|
|
#define DB8500_PRCC_1_RESET_PER_MSP2 8
|
|
|
|
/* Reset lines on PRCC 3 */
|
|
#define DB8500_PRCC_3_RESET_SSP0 1
|
|
#define DB8500_PRCC_3_RESET_SSP1 2
|
|
#define DB8500_PRCC_3_RESET_I2C0 3
|
|
#define DB8500_PRCC_3_RESET_SDI2 4
|
|
#define DB8500_PRCC_3_RESET_SKE 5
|
|
#define DB8500_PRCC_3_RESET_UART2 6
|
|
#define DB8500_PRCC_3_RESET_SDI5 7
|
|
|
|
/* Reset lines on PRCC 6 */
|
|
#define DB8500_PRCC_3_RESET_RNG 0
|
|
|
|
#endif
|