mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-17 01:04:19 +08:00
c054065bc1
Added next-level-cache to the L1 and a reference to the new L2 label. This is per the ePAPR 0.94 spec. Since we are't really dependent on this today we aren't supporting the "legacy" l2-cache phandle that is specified in the PPC v2.1 OF Binding spec. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
268 lines
6.4 KiB
Plaintext
268 lines
6.4 KiB
Plaintext
/*
|
|
* MPC8540 ADS Device Tree Source
|
|
*
|
|
* Copyright 2006, 2008 Freescale Semiconductor Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
model = "MPC8540ADS";
|
|
compatible = "MPC8540ADS", "MPC85xxADS";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
aliases {
|
|
ethernet0 = &enet0;
|
|
ethernet1 = &enet1;
|
|
ethernet2 = &enet2;
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
pci0 = &pci0;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
PowerPC,8540@0 {
|
|
device_type = "cpu";
|
|
reg = <0x0>;
|
|
d-cache-line-size = <32>; // 32 bytes
|
|
i-cache-line-size = <32>; // 32 bytes
|
|
d-cache-size = <0x8000>; // L1, 32K
|
|
i-cache-size = <0x8000>; // L1, 32K
|
|
timebase-frequency = <0>; // 33 MHz, from uboot
|
|
bus-frequency = <0>; // 166 MHz
|
|
clock-frequency = <0>; // 825 MHz, from uboot
|
|
next-level-cache = <&L2>;
|
|
};
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x0 0x8000000>; // 128M at 0x0
|
|
};
|
|
|
|
soc8540@e0000000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
device_type = "soc";
|
|
ranges = <0x0 0xe0000000 0x100000>;
|
|
reg = <0xe0000000 0x100000>; // CCSRBAR 1M
|
|
bus-frequency = <0>;
|
|
|
|
memory-controller@2000 {
|
|
compatible = "fsl,8540-memory-controller";
|
|
reg = <0x2000 0x1000>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <18 2>;
|
|
};
|
|
|
|
L2: l2-cache-controller@20000 {
|
|
compatible = "fsl,8540-l2-cache-controller";
|
|
reg = <0x20000 0x1000>;
|
|
cache-line-size = <32>; // 32 bytes
|
|
cache-size = <0x40000>; // L2, 256K
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <16 2>;
|
|
};
|
|
|
|
i2c@3000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cell-index = <0>;
|
|
compatible = "fsl-i2c";
|
|
reg = <0x3000 0x100>;
|
|
interrupts = <43 2>;
|
|
interrupt-parent = <&mpic>;
|
|
dfsrr;
|
|
};
|
|
|
|
mdio@24520 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,gianfar-mdio";
|
|
reg = <0x24520 0x20>;
|
|
|
|
phy0: ethernet-phy@0 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <0x0>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
phy1: ethernet-phy@1 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <5 1>;
|
|
reg = <0x1>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
phy3: ethernet-phy@3 {
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <7 1>;
|
|
reg = <0x3>;
|
|
device_type = "ethernet-phy";
|
|
};
|
|
};
|
|
|
|
enet0: ethernet@24000 {
|
|
cell-index = <0>;
|
|
device_type = "network";
|
|
model = "TSEC";
|
|
compatible = "gianfar";
|
|
reg = <0x24000 0x1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <29 2 30 2 34 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
enet1: ethernet@25000 {
|
|
cell-index = <1>;
|
|
device_type = "network";
|
|
model = "TSEC";
|
|
compatible = "gianfar";
|
|
reg = <0x25000 0x1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <35 2 36 2 40 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy1>;
|
|
};
|
|
|
|
enet2: ethernet@26000 {
|
|
cell-index = <2>;
|
|
device_type = "network";
|
|
model = "FEC";
|
|
compatible = "gianfar";
|
|
reg = <0x26000 0x1000>;
|
|
local-mac-address = [ 00 00 00 00 00 00 ];
|
|
interrupts = <41 2>;
|
|
interrupt-parent = <&mpic>;
|
|
phy-handle = <&phy3>;
|
|
};
|
|
|
|
serial0: serial@4500 {
|
|
cell-index = <0>;
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <0x4500 0x100>; // reg base, size
|
|
clock-frequency = <0>; // should we fill in in uboot?
|
|
interrupts = <42 2>;
|
|
interrupt-parent = <&mpic>;
|
|
};
|
|
|
|
serial1: serial@4600 {
|
|
cell-index = <1>;
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <0x4600 0x100>; // reg base, size
|
|
clock-frequency = <0>; // should we fill in in uboot?
|
|
interrupts = <42 2>;
|
|
interrupt-parent = <&mpic>;
|
|
};
|
|
mpic: pic@40000 {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <2>;
|
|
reg = <0x40000 0x40000>;
|
|
compatible = "chrp,open-pic";
|
|
device_type = "open-pic";
|
|
};
|
|
};
|
|
|
|
pci0: pci@e0008000 {
|
|
cell-index = <0>;
|
|
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
|
interrupt-map = <
|
|
|
|
/* IDSEL 0x02 */
|
|
0x1000 0x0 0x0 0x1 &mpic 0x1 0x1
|
|
0x1000 0x0 0x0 0x2 &mpic 0x2 0x1
|
|
0x1000 0x0 0x0 0x3 &mpic 0x3 0x1
|
|
0x1000 0x0 0x0 0x4 &mpic 0x4 0x1
|
|
|
|
/* IDSEL 0x03 */
|
|
0x1800 0x0 0x0 0x1 &mpic 0x4 0x1
|
|
0x1800 0x0 0x0 0x2 &mpic 0x1 0x1
|
|
0x1800 0x0 0x0 0x3 &mpic 0x2 0x1
|
|
0x1800 0x0 0x0 0x4 &mpic 0x3 0x1
|
|
|
|
/* IDSEL 0x04 */
|
|
0x2000 0x0 0x0 0x1 &mpic 0x3 0x1
|
|
0x2000 0x0 0x0 0x2 &mpic 0x4 0x1
|
|
0x2000 0x0 0x0 0x3 &mpic 0x1 0x1
|
|
0x2000 0x0 0x0 0x4 &mpic 0x2 0x1
|
|
|
|
/* IDSEL 0x05 */
|
|
0x2800 0x0 0x0 0x1 &mpic 0x2 0x1
|
|
0x2800 0x0 0x0 0x2 &mpic 0x3 0x1
|
|
0x2800 0x0 0x0 0x3 &mpic 0x4 0x1
|
|
0x2800 0x0 0x0 0x4 &mpic 0x1 0x1
|
|
|
|
/* IDSEL 0x0c */
|
|
0x6000 0x0 0x0 0x1 &mpic 0x1 0x1
|
|
0x6000 0x0 0x0 0x2 &mpic 0x2 0x1
|
|
0x6000 0x0 0x0 0x3 &mpic 0x3 0x1
|
|
0x6000 0x0 0x0 0x4 &mpic 0x4 0x1
|
|
|
|
/* IDSEL 0x0d */
|
|
0x6800 0x0 0x0 0x1 &mpic 0x4 0x1
|
|
0x6800 0x0 0x0 0x2 &mpic 0x1 0x1
|
|
0x6800 0x0 0x0 0x3 &mpic 0x2 0x1
|
|
0x6800 0x0 0x0 0x4 &mpic 0x3 0x1
|
|
|
|
/* IDSEL 0x0e */
|
|
0x7000 0x0 0x0 0x1 &mpic 0x3 0x1
|
|
0x7000 0x0 0x0 0x2 &mpic 0x4 0x1
|
|
0x7000 0x0 0x0 0x3 &mpic 0x1 0x1
|
|
0x7000 0x0 0x0 0x4 &mpic 0x2 0x1
|
|
|
|
/* IDSEL 0x0f */
|
|
0x7800 0x0 0x0 0x1 &mpic 0x2 0x1
|
|
0x7800 0x0 0x0 0x2 &mpic 0x3 0x1
|
|
0x7800 0x0 0x0 0x3 &mpic 0x4 0x1
|
|
0x7800 0x0 0x0 0x4 &mpic 0x1 0x1
|
|
|
|
/* IDSEL 0x12 */
|
|
0x9000 0x0 0x0 0x1 &mpic 0x1 0x1
|
|
0x9000 0x0 0x0 0x2 &mpic 0x2 0x1
|
|
0x9000 0x0 0x0 0x3 &mpic 0x3 0x1
|
|
0x9000 0x0 0x0 0x4 &mpic 0x4 0x1
|
|
|
|
/* IDSEL 0x13 */
|
|
0x9800 0x0 0x0 0x1 &mpic 0x4 0x1
|
|
0x9800 0x0 0x0 0x2 &mpic 0x1 0x1
|
|
0x9800 0x0 0x0 0x3 &mpic 0x2 0x1
|
|
0x9800 0x0 0x0 0x4 &mpic 0x3 0x1
|
|
|
|
/* IDSEL 0x14 */
|
|
0xa000 0x0 0x0 0x1 &mpic 0x3 0x1
|
|
0xa000 0x0 0x0 0x2 &mpic 0x4 0x1
|
|
0xa000 0x0 0x0 0x3 &mpic 0x1 0x1
|
|
0xa000 0x0 0x0 0x4 &mpic 0x2 0x1
|
|
|
|
/* IDSEL 0x15 */
|
|
0xa800 0x0 0x0 0x1 &mpic 0x2 0x1
|
|
0xa800 0x0 0x0 0x2 &mpic 0x3 0x1
|
|
0xa800 0x0 0x0 0x3 &mpic 0x4 0x1
|
|
0xa800 0x0 0x0 0x4 &mpic 0x1 0x1>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <24 2>;
|
|
bus-range = <0 0>;
|
|
ranges = <0x2000000 0x0 0x80000000 0x80000000 0x0 0x20000000
|
|
0x1000000 0x0 0x0 0xe2000000 0x0 0x100000>;
|
|
clock-frequency = <66666666>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
reg = <0xe0008000 0x1000>;
|
|
compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";
|
|
device_type = "pci";
|
|
};
|
|
};
|