mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-30 07:34:12 +08:00
77612720a2
When the Hfplls are reprogrammed during the rate change, the primary muxes which are sourced from the same hfpll for higher frequencies, needs to be switched to the 'safe secondary mux' as the parent for that small window. This is done by registering a clk notifier for the muxes and switching to the safe parent in the PRE_RATE_CHANGE notifier and back to the original parent in the POST_RATE_CHANGE notifier. Signed-off-by: Sricharan R <sricharan@codeaurora.org> Tested-by: Craig Tatlor <ctatlor97@gmail.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
127 lines
3.2 KiB
C
127 lines
3.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
// Copyright (c) 2018, The Linux Foundation. All rights reserved.
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/err.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/spinlock.h>
|
|
|
|
#include <asm/krait-l2-accessors.h>
|
|
|
|
#include "clk-krait.h"
|
|
|
|
/* Secondary and primary muxes share the same cp15 register */
|
|
static DEFINE_SPINLOCK(krait_clock_reg_lock);
|
|
|
|
#define LPL_SHIFT 8
|
|
static void __krait_mux_set_sel(struct krait_mux_clk *mux, int sel)
|
|
{
|
|
unsigned long flags;
|
|
u32 regval;
|
|
|
|
spin_lock_irqsave(&krait_clock_reg_lock, flags);
|
|
regval = krait_get_l2_indirect_reg(mux->offset);
|
|
regval &= ~(mux->mask << mux->shift);
|
|
regval |= (sel & mux->mask) << mux->shift;
|
|
if (mux->lpl) {
|
|
regval &= ~(mux->mask << (mux->shift + LPL_SHIFT));
|
|
regval |= (sel & mux->mask) << (mux->shift + LPL_SHIFT);
|
|
}
|
|
krait_set_l2_indirect_reg(mux->offset, regval);
|
|
spin_unlock_irqrestore(&krait_clock_reg_lock, flags);
|
|
|
|
/* Wait for switch to complete. */
|
|
mb();
|
|
udelay(1);
|
|
}
|
|
|
|
static int krait_mux_set_parent(struct clk_hw *hw, u8 index)
|
|
{
|
|
struct krait_mux_clk *mux = to_krait_mux_clk(hw);
|
|
u32 sel;
|
|
|
|
sel = clk_mux_index_to_val(mux->parent_map, 0, index);
|
|
mux->en_mask = sel;
|
|
/* Don't touch mux if CPU is off as it won't work */
|
|
if (__clk_is_enabled(hw->clk))
|
|
__krait_mux_set_sel(mux, sel);
|
|
|
|
mux->reparent = true;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static u8 krait_mux_get_parent(struct clk_hw *hw)
|
|
{
|
|
struct krait_mux_clk *mux = to_krait_mux_clk(hw);
|
|
u32 sel;
|
|
|
|
sel = krait_get_l2_indirect_reg(mux->offset);
|
|
sel >>= mux->shift;
|
|
sel &= mux->mask;
|
|
mux->en_mask = sel;
|
|
|
|
return clk_mux_val_to_index(hw, mux->parent_map, 0, sel);
|
|
}
|
|
|
|
const struct clk_ops krait_mux_clk_ops = {
|
|
.set_parent = krait_mux_set_parent,
|
|
.get_parent = krait_mux_get_parent,
|
|
.determine_rate = __clk_mux_determine_rate_closest,
|
|
};
|
|
EXPORT_SYMBOL_GPL(krait_mux_clk_ops);
|
|
|
|
/* The divider can divide by 2, 4, 6 and 8. But we only really need div-2. */
|
|
static long krait_div2_round_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long *parent_rate)
|
|
{
|
|
*parent_rate = clk_hw_round_rate(clk_hw_get_parent(hw), rate * 2);
|
|
return DIV_ROUND_UP(*parent_rate, 2);
|
|
}
|
|
|
|
static int krait_div2_set_rate(struct clk_hw *hw, unsigned long rate,
|
|
unsigned long parent_rate)
|
|
{
|
|
struct krait_div2_clk *d = to_krait_div2_clk(hw);
|
|
unsigned long flags;
|
|
u32 val;
|
|
u32 mask = BIT(d->width) - 1;
|
|
|
|
if (d->lpl)
|
|
mask = mask << (d->shift + LPL_SHIFT) | mask << d->shift;
|
|
|
|
spin_lock_irqsave(&krait_clock_reg_lock, flags);
|
|
val = krait_get_l2_indirect_reg(d->offset);
|
|
val &= ~mask;
|
|
krait_set_l2_indirect_reg(d->offset, val);
|
|
spin_unlock_irqrestore(&krait_clock_reg_lock, flags);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static unsigned long
|
|
krait_div2_recalc_rate(struct clk_hw *hw, unsigned long parent_rate)
|
|
{
|
|
struct krait_div2_clk *d = to_krait_div2_clk(hw);
|
|
u32 mask = BIT(d->width) - 1;
|
|
u32 div;
|
|
|
|
div = krait_get_l2_indirect_reg(d->offset);
|
|
div >>= d->shift;
|
|
div &= mask;
|
|
div = (div + 1) * 2;
|
|
|
|
return DIV_ROUND_UP(parent_rate, div);
|
|
}
|
|
|
|
const struct clk_ops krait_div2_clk_ops = {
|
|
.round_rate = krait_div2_round_rate,
|
|
.set_rate = krait_div2_set_rate,
|
|
.recalc_rate = krait_div2_recalc_rate,
|
|
};
|
|
EXPORT_SYMBOL_GPL(krait_div2_clk_ops);
|