mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 15:04:27 +08:00
d6748066ad
* 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus: (37 commits) MIPS: O32: Provide definition of registers ta0 .. ta3. MIPS: perf: Add Octeon support for hardware perf. MIPS: perf: Add support for 64-bit perf counters. MIPS: perf: Reorganize contents of perf support files. MIPS: perf: Cleanup formatting in arch/mips/kernel/perf_event.c MIPS: Add accessor macros for 64-bit performance counter registers. MIPS: Add probes for more Octeon II CPUs. MIPS: Add more CPU identifiers for Octeon II CPUs. MIPS: XLR, XLS: Add comment for smp setup MIPS: JZ4740: GPIO: Check correct IRQ in demux handler MIPS: JZ4740: GPIO: Simplify IRQ demuxer MIPS: JZ4740: Use generic irq chip MIPS: Alchemy: remove all CONFIG_SOC_AU1??? defines MIPS: Alchemy: kill au1xxx.h header MIPS: Alchemy: clean DMA code of CONFIG_SOC_AU1??? defines MIPS, IDE: Alchem, au1xxx-ide: Remove pb1200/db1200 header dep MIPS: Alchemy: Redo PCI as platform driver MIPS: Alchemy: more base address cleanup MIPS: Alchemy: rewrite USB platform setup. MIPS: Alchemy: abstract USB block control register access ... Fix up trivial conflicts in: arch/mips/alchemy/devboards/db1x00/platform.c drivers/ide/Kconfig drivers/mmc/host/au1xmmc.c drivers/video/Kconfig sound/mips/Kconfig
135 lines
3.1 KiB
C
135 lines
3.1 KiB
C
/*
|
|
*
|
|
* Alchemy Au1x00 ethernet driver include file
|
|
*
|
|
* Author: Pete Popov <ppopov@mvista.com>
|
|
*
|
|
* Copyright 2001 MontaVista Software Inc.
|
|
*
|
|
* ########################################################################
|
|
*
|
|
* This program is free software; you can distribute it and/or modify it
|
|
* under the terms of the GNU General Public License (Version 2) as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
|
*
|
|
* ########################################################################
|
|
*
|
|
*
|
|
*/
|
|
|
|
|
|
#define MAC_IOSIZE 0x10000
|
|
#define NUM_RX_DMA 4 /* Au1x00 has 4 rx hardware descriptors */
|
|
#define NUM_TX_DMA 4 /* Au1x00 has 4 tx hardware descriptors */
|
|
|
|
#define NUM_RX_BUFFS 4
|
|
#define NUM_TX_BUFFS 4
|
|
#define MAX_BUF_SIZE 2048
|
|
|
|
#define ETH_TX_TIMEOUT (HZ/4)
|
|
#define MAC_MIN_PKT_SIZE 64
|
|
|
|
#define MULTICAST_FILTER_LIMIT 64
|
|
|
|
/*
|
|
* Data Buffer Descriptor. Data buffers must be aligned on 32 byte
|
|
* boundary for both, receive and transmit.
|
|
*/
|
|
struct db_dest {
|
|
struct db_dest *pnext;
|
|
u32 *vaddr;
|
|
dma_addr_t dma_addr;
|
|
};
|
|
|
|
/*
|
|
* The transmit and receive descriptors are memory
|
|
* mapped registers.
|
|
*/
|
|
struct tx_dma {
|
|
u32 status;
|
|
u32 buff_stat;
|
|
u32 len;
|
|
u32 pad;
|
|
};
|
|
|
|
struct rx_dma {
|
|
u32 status;
|
|
u32 buff_stat;
|
|
u32 pad[2];
|
|
};
|
|
|
|
|
|
/*
|
|
* MAC control registers, memory mapped.
|
|
*/
|
|
struct mac_reg {
|
|
u32 control;
|
|
u32 mac_addr_high;
|
|
u32 mac_addr_low;
|
|
u32 multi_hash_high;
|
|
u32 multi_hash_low;
|
|
u32 mii_control;
|
|
u32 mii_data;
|
|
u32 flow_control;
|
|
u32 vlan1_tag;
|
|
u32 vlan2_tag;
|
|
};
|
|
|
|
|
|
struct au1000_private {
|
|
struct db_dest *pDBfree;
|
|
struct db_dest db[NUM_RX_BUFFS+NUM_TX_BUFFS];
|
|
struct rx_dma *rx_dma_ring[NUM_RX_DMA];
|
|
struct tx_dma *tx_dma_ring[NUM_TX_DMA];
|
|
struct db_dest *rx_db_inuse[NUM_RX_DMA];
|
|
struct db_dest *tx_db_inuse[NUM_TX_DMA];
|
|
u32 rx_head;
|
|
u32 tx_head;
|
|
u32 tx_tail;
|
|
u32 tx_full;
|
|
|
|
int mac_id;
|
|
|
|
int mac_enabled; /* whether MAC is currently enabled and running
|
|
* (req. for mdio)
|
|
*/
|
|
|
|
int old_link; /* used by au1000_adjust_link */
|
|
int old_speed;
|
|
int old_duplex;
|
|
|
|
struct phy_device *phy_dev;
|
|
struct mii_bus *mii_bus;
|
|
|
|
/* PHY configuration */
|
|
int phy_static_config;
|
|
int phy_search_highest_addr;
|
|
int phy1_search_mac0;
|
|
|
|
int phy_addr;
|
|
int phy_busid;
|
|
int phy_irq;
|
|
|
|
/* These variables are just for quick access
|
|
* to certain regs addresses.
|
|
*/
|
|
struct mac_reg *mac; /* mac registers */
|
|
u32 *enable; /* address of MAC Enable Register */
|
|
void __iomem *macdma; /* base of MAC DMA port */
|
|
u32 vaddr; /* virtual address of rx/tx buffers */
|
|
dma_addr_t dma_addr; /* dma address of rx/tx buffers */
|
|
|
|
spinlock_t lock; /* Serialise access to device */
|
|
|
|
u32 msg_enable;
|
|
};
|