mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-11 21:38:32 +08:00
c75df6f96c
Anything that uses a constructed instruction (ie. from ppc-opcode.h), need to use the new R0 macro, as %r0 is not going to work. Also convert usages of macros where we are just determining an offset (usually for a load/store), like: std r14,STK_REG(r14)(r1) Can't use STK_REG(r14) as %r14 doesn't work in the STK_REG macro since it's just calculating an offset. Signed-off-by: Michael Neuling <mikey@neuling.org> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
111 lines
2.3 KiB
ArmAsm
111 lines
2.3 KiB
ArmAsm
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*
|
|
* Copyright (C) IBM Corporation, 2010
|
|
*
|
|
* Author: Anton Blanchard <anton@au.ibm.com>
|
|
*/
|
|
#include <asm/processor.h>
|
|
#include <asm/ppc_asm.h>
|
|
|
|
/* Note: This code relies on -mminimal-toc */
|
|
|
|
_GLOBAL(__arch_hweight8)
|
|
BEGIN_FTR_SECTION
|
|
b .__sw_hweight8
|
|
nop
|
|
nop
|
|
FTR_SECTION_ELSE
|
|
PPC_POPCNTB(R3,R3)
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
ALT_FTR_SECTION_END_IFCLR(CPU_FTR_POPCNTB)
|
|
|
|
_GLOBAL(__arch_hweight16)
|
|
BEGIN_FTR_SECTION
|
|
b .__sw_hweight16
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
FTR_SECTION_ELSE
|
|
BEGIN_FTR_SECTION_NESTED(50)
|
|
PPC_POPCNTB(R3,R3)
|
|
srdi r4,r3,8
|
|
add r3,r4,r3
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
FTR_SECTION_ELSE_NESTED(50)
|
|
clrlwi r3,r3,16
|
|
PPC_POPCNTW(R3,R3)
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
ALT_FTR_SECTION_END_NESTED_IFCLR(CPU_FTR_POPCNTD, 50)
|
|
ALT_FTR_SECTION_END_IFCLR(CPU_FTR_POPCNTB)
|
|
|
|
_GLOBAL(__arch_hweight32)
|
|
BEGIN_FTR_SECTION
|
|
b .__sw_hweight32
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
FTR_SECTION_ELSE
|
|
BEGIN_FTR_SECTION_NESTED(51)
|
|
PPC_POPCNTB(R3,R3)
|
|
srdi r4,r3,16
|
|
add r3,r4,r3
|
|
srdi r4,r3,8
|
|
add r3,r4,r3
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
FTR_SECTION_ELSE_NESTED(51)
|
|
PPC_POPCNTW(R3,R3)
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
ALT_FTR_SECTION_END_NESTED_IFCLR(CPU_FTR_POPCNTD, 51)
|
|
ALT_FTR_SECTION_END_IFCLR(CPU_FTR_POPCNTB)
|
|
|
|
_GLOBAL(__arch_hweight64)
|
|
BEGIN_FTR_SECTION
|
|
b .__sw_hweight64
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
nop
|
|
FTR_SECTION_ELSE
|
|
BEGIN_FTR_SECTION_NESTED(52)
|
|
PPC_POPCNTB(R3,R3)
|
|
srdi r4,r3,32
|
|
add r3,r4,r3
|
|
srdi r4,r3,16
|
|
add r3,r4,r3
|
|
srdi r4,r3,8
|
|
add r3,r4,r3
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
FTR_SECTION_ELSE_NESTED(52)
|
|
PPC_POPCNTD(R3,R3)
|
|
clrldi r3,r3,64-8
|
|
blr
|
|
ALT_FTR_SECTION_END_NESTED_IFCLR(CPU_FTR_POPCNTD, 52)
|
|
ALT_FTR_SECTION_END_IFCLR(CPU_FTR_POPCNTB)
|