mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2025-01-27 16:25:32 +08:00
468b8c4cf3
The rk3288 board uses the architected timers and these ones are shutdown when the cpu is powered down. There is a need of a broadcast timer in this case to ensure proper wakeup when the cpus are in sleep mode and a timer expires. This driver provides the basic timer functionnality as a backup for the local timers at sleep time. The timer belongs to the alive subsystem. It includes two programmables 64 bits timer channels but the driver only uses 32bits. It works with two operations mode: free running and user defined count. Programing sequence: 1. Timer initialization: * Disable the timer by writing '0' to the CONTROLREG register * Program the timer mode by writing the mode to the CONTROLREG register * Set the interrupt mask 2. Setting the count value: * Load the count value to the registers COUNT0 and COUNT1 (not used). 3. Enable the timer * Write '1' to the CONTROLREG register with the mode (free running or user) Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Reviewed-by: Heiko Stuebner <heiko@sntech.de> |
||
|---|---|---|
| .. | ||
| allwinner,sun4i-timer.txt | ||
| allwinner,sun5i-a13-hstimer.txt | ||
| amlogic,meson6-timer.txt | ||
| arm,sp804.txt | ||
| brcm,bcm2835-system-timer.txt | ||
| cadence,ttc-timer.txt | ||
| cirrus,clps711x-timer.txt | ||
| energymicro,efm32-timer.txt | ||
| fsl,ftm-timer.txt | ||
| fsl,imxgpt.txt | ||
| lsi,zevio-timer.txt | ||
| marvell,armada-370-xp-timer.txt | ||
| marvell,orion-timer.txt | ||
| mediatek,mtk-timer.txt | ||
| moxa,moxart-timer.txt | ||
| nvidia,tegra20-timer.txt | ||
| nvidia,tegra30-timer.txt | ||
| renesas,cmt.txt | ||
| renesas,mtu2.txt | ||
| renesas,tmu.txt | ||
| rockchip,rk3288-timer.txt | ||
| samsung,exynos4210-mct.txt | ||
| stericsson-u300-apptimer.txt | ||
| ti,keystone-timer.txt | ||