mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-22 18:44:44 +08:00
66ecbfea76
This commit adds a core clock driver for the Orion5x SoC, with support for the tclk, the CPU frequency and the DDR frequency. All the details about the Sample-At-Reset register were extracted from the U-Boot sources for Orion5x. Note that Orion5x does not have gatable clocks, so this core clock driver is sufficient to support clocking on Orion5x platforms. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Acked-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Link: https://lkml.kernel.org/r/1398202002-28530-5-git-send-email-thomas.petazzoni@free-electrons.com Cc: Mike Turquette <mturquette@linaro.org> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
70 lines
2.5 KiB
Plaintext
70 lines
2.5 KiB
Plaintext
* Core Clock bindings for Marvell MVEBU SoCs
|
|
|
|
Marvell MVEBU SoCs usually allow to determine core clock frequencies by
|
|
reading the Sample-At-Reset (SAR) register. The core clock consumer should
|
|
specify the desired clock by having the clock ID in its "clocks" phandle cell.
|
|
|
|
The following is a list of provided IDs and clock names on Armada 370/XP:
|
|
0 = tclk (Internal Bus clock)
|
|
1 = cpuclk (CPU clock)
|
|
2 = nbclk (L2 Cache clock)
|
|
3 = hclk (DRAM control clock)
|
|
4 = dramclk (DDR clock)
|
|
|
|
The following is a list of provided IDs and clock names on Armada 375:
|
|
0 = tclk (Internal Bus clock)
|
|
1 = cpuclk (CPU clock)
|
|
2 = l2clk (L2 Cache clock)
|
|
3 = ddrclk (DDR clock)
|
|
|
|
The following is a list of provided IDs and clock names on Armada 380/385:
|
|
0 = tclk (Internal Bus clock)
|
|
1 = cpuclk (CPU clock)
|
|
2 = l2clk (L2 Cache clock)
|
|
3 = ddrclk (DDR clock)
|
|
|
|
The following is a list of provided IDs and clock names on Kirkwood and Dove:
|
|
0 = tclk (Internal Bus clock)
|
|
1 = cpuclk (CPU0 clock)
|
|
2 = l2clk (L2 Cache clock derived from CPU0 clock)
|
|
3 = ddrclk (DDR controller clock derived from CPU0 clock)
|
|
|
|
The following is a list of provided IDs and clock names on Orion5x:
|
|
0 = tclk (Internal Bus clock)
|
|
1 = cpuclk (CPU0 clock)
|
|
2 = ddrclk (DDR controller clock derived from CPU0 clock)
|
|
|
|
Required properties:
|
|
- compatible : shall be one of the following:
|
|
"marvell,armada-370-core-clock" - For Armada 370 SoC core clocks
|
|
"marvell,armada-375-core-clock" - For Armada 375 SoC core clocks
|
|
"marvell,armada-380-core-clock" - For Armada 380/385 SoC core clocks
|
|
"marvell,armada-xp-core-clock" - For Armada XP SoC core clocks
|
|
"marvell,dove-core-clock" - for Dove SoC core clocks
|
|
"marvell,kirkwood-core-clock" - for Kirkwood SoC (except mv88f6180)
|
|
"marvell,mv88f6180-core-clock" - for Kirkwood MV88f6180 SoC
|
|
"marvell,mv88f5182-core-clock" - for Orion MV88F5182 SoC
|
|
"marvell,mv88f5281-core-clock" - for Orion MV88F5281 SoC
|
|
"marvell,mv88f6183-core-clock" - for Orion MV88F6183 SoC
|
|
- reg : shall be the register address of the Sample-At-Reset (SAR) register
|
|
- #clock-cells : from common clock binding; shall be set to 1
|
|
|
|
Optional properties:
|
|
- clock-output-names : from common clock binding; allows overwrite default clock
|
|
output names ("tclk", "cpuclk", "l2clk", "ddrclk")
|
|
|
|
Example:
|
|
|
|
core_clk: core-clocks@d0214 {
|
|
compatible = "marvell,dove-core-clock";
|
|
reg = <0xd0214 0x4>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
spi0: spi@10600 {
|
|
compatible = "marvell,orion-spi";
|
|
/* ... */
|
|
/* get tclk from core clock provider */
|
|
clocks = <&core_clk 0>;
|
|
};
|