mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-24 03:24:55 +08:00
cb92e40411
These have been disable since the change to probe Marvell Ethernet switches as MDIO devices. Remove the properties now that the code to suppport them will also be removed soon. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
181 lines
2.9 KiB
Plaintext
181 lines
2.9 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/*
|
|
* Device Tree file for SolidRun Clearfog Pro revision A1 rev 2.0 (88F6828)
|
|
*
|
|
* Copyright (C) 2015 Russell King
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include "armada-388-clearfog.dtsi"
|
|
|
|
/ {
|
|
model = "SolidRun Clearfog A1";
|
|
compatible = "solidrun,clearfog-a1", "marvell,armada388",
|
|
"marvell,armada385", "marvell,armada380";
|
|
|
|
soc {
|
|
internal-regs {
|
|
usb3@f0000 {
|
|
/* CON2, nearest CPU, USB2 only. */
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
pcie {
|
|
pcie@3,0 {
|
|
/* Port 2, Lane 0. CON2, nearest CPU. */
|
|
reset-gpios = <&expander0 2 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
};
|
|
};
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&rear_button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
button_0 {
|
|
/* The rear SW3 button */
|
|
label = "Rear Button";
|
|
gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
|
|
linux,can-disable;
|
|
linux,code = <BTN_0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ð1 {
|
|
/* ethernet@30000 */
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&expander0 {
|
|
/*
|
|
* PCA9655 GPIO expander:
|
|
* 0-CON3 CLKREQ#
|
|
* 1-CON3 PERST#
|
|
* 2-CON2 PERST#
|
|
* 3-CON3 W_DISABLE
|
|
* 4-CON2 CLKREQ#
|
|
* 5-USB3 overcurrent
|
|
* 6-USB3 power
|
|
* 7-CON2 W_DISABLE
|
|
* 8-JP4 P1
|
|
* 9-JP4 P4
|
|
* 10-JP4 P5
|
|
* 11-m.2 DEVSLP
|
|
* 12-SFP_LOS
|
|
* 13-SFP_TX_FAULT
|
|
* 14-SFP_TX_DISABLE
|
|
* 15-SFP_MOD_DEF0
|
|
*/
|
|
pcie2_0_clkreq {
|
|
gpio-hog;
|
|
gpios = <4 GPIO_ACTIVE_LOW>;
|
|
input;
|
|
line-name = "pcie2.0-clkreq";
|
|
};
|
|
pcie2_0_w_disable {
|
|
gpio-hog;
|
|
gpios = <7 GPIO_ACTIVE_LOW>;
|
|
output-low;
|
|
line-name = "pcie2.0-w-disable";
|
|
};
|
|
};
|
|
|
|
&mdio {
|
|
status = "okay";
|
|
|
|
switch@4 {
|
|
compatible = "marvell,mv88e6085";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <4>;
|
|
pinctrl-0 = <&clearfog_dsa0_clk_pins &clearfog_dsa0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
label = "lan5";
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
label = "lan4";
|
|
};
|
|
|
|
port@2 {
|
|
reg = <2>;
|
|
label = "lan3";
|
|
};
|
|
|
|
port@3 {
|
|
reg = <3>;
|
|
label = "lan2";
|
|
};
|
|
|
|
port@4 {
|
|
reg = <4>;
|
|
label = "lan1";
|
|
};
|
|
|
|
port@5 {
|
|
reg = <5>;
|
|
label = "cpu";
|
|
ethernet = <ð1>;
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
port@6 {
|
|
/* 88E1512 external phy */
|
|
reg = <6>;
|
|
label = "lan6";
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&pinctrl {
|
|
clearfog_dsa0_clk_pins: clearfog-dsa0-clk-pins {
|
|
marvell,pins = "mpp46";
|
|
marvell,function = "ref";
|
|
};
|
|
clearfog_dsa0_pins: clearfog-dsa0-pins {
|
|
marvell,pins = "mpp23", "mpp41";
|
|
marvell,function = "gpio";
|
|
};
|
|
clearfog_spi1_cs_pins: spi1-cs-pins {
|
|
marvell,pins = "mpp55";
|
|
marvell,function = "spi1";
|
|
};
|
|
rear_button_pins: rear-button-pins {
|
|
marvell,pins = "mpp34";
|
|
marvell,function = "gpio";
|
|
};
|
|
};
|
|
|
|
&spi1 {
|
|
/*
|
|
* Add SPI CS pins for clearfog:
|
|
* CS0: W25Q32
|
|
* CS1:
|
|
* CS2: mikrobus
|
|
*/
|
|
pinctrl-0 = <&spi1_pins &clearfog_spi1_cs_pins &mikro_spi_pins>;
|
|
};
|