mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-28 22:54:05 +08:00
53c218da22
DMC-620 PMU supports total 10 counters which each is independently programmable to different events and can be started and stopped individually. Currently, it only supports ACPI. Other platforms feel free to test and add support for device tree. Usage example: #perf stat -e arm_dmc620_10008c000/clk_cycle_count/ -C 0 Get perf event for clk_cycle_count counter. #perf stat -e arm_dmc620_10008c000/clkdiv2_allocate,mask=0x1f,match=0x2f, incr=2,invert=1/ -C 0 The above example shows how to specify mask, match, incr, invert parameters for clkdiv2_allocate event. Reviewed-by: Robin Murphy <robin.murphy@arm.com> Signed-off-by: Tuan Phan <tuanphan@os.amperecomputing.com> Link: https://lore.kernel.org/r/1604518246-6198-1-git-send-email-tuanphan@os.amperecomputing.com Signed-off-by: Will Deacon <will@kernel.org>
17 lines
691 B
Makefile
17 lines
691 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_ARM_CCI_PMU) += arm-cci.o
|
|
obj-$(CONFIG_ARM_CCN) += arm-ccn.o
|
|
obj-$(CONFIG_ARM_CMN) += arm-cmn.o
|
|
obj-$(CONFIG_ARM_DSU_PMU) += arm_dsu_pmu.o
|
|
obj-$(CONFIG_ARM_PMU) += arm_pmu.o arm_pmu_platform.o
|
|
obj-$(CONFIG_ARM_PMU_ACPI) += arm_pmu_acpi.o
|
|
obj-$(CONFIG_ARM_SMMU_V3_PMU) += arm_smmuv3_pmu.o
|
|
obj-$(CONFIG_FSL_IMX8_DDR_PMU) += fsl_imx8_ddr_perf.o
|
|
obj-$(CONFIG_HISI_PMU) += hisilicon/
|
|
obj-$(CONFIG_QCOM_L2_PMU) += qcom_l2_pmu.o
|
|
obj-$(CONFIG_QCOM_L3_PMU) += qcom_l3_pmu.o
|
|
obj-$(CONFIG_THUNDERX2_PMU) += thunderx2_pmu.o
|
|
obj-$(CONFIG_XGENE_PMU) += xgene_pmu.o
|
|
obj-$(CONFIG_ARM_SPE_PMU) += arm_spe_pmu.o
|
|
obj-$(CONFIG_ARM_DMC620_PMU) += arm_dmc620_pmu.o
|