mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-16 07:24:39 +08:00
469030d454
Most of these are smaller fixes that have accrued, and some continued cleanup of OMAP platforms towards shared frameworks. One new SoC from Atmel/Microchip: sam9x60. -----BEGIN PGP SIGNATURE----- iQJDBAABCAAtFiEElf+HevZ4QCAJmMQ+jBrnPN6EHHcFAl45edcPHG9sb2ZAbGl4 b20ubmV0AAoJEIwa5zzehBx3qpMQAICcEmRfRPKHW7Uwmw1cEhcX7VxnPH0Y2Dnw ZIoWEdYvE3N9T0UWe2hi3e/ji8R09OttHH9/qLo3+VpgsN8LuaBKMx3vCbiWdJeh GCva5aFquwImG+EO/jri4CgjbTIxjR/nv6ZSE0FwG0Mg8xHg/MiXE/oCE++a2xz9 snYR5kVZBkgvrsUblPNb1FCIxiWIAytooEvd8H+2LFrXx3A6VvZOFTAPtLSX+Zvo 28VoloOdYyrcn+syyVw0vv/wONqvlgssjOLtG5DrMkjfF9oeqDkuPOcUFJVeI45S d1uxzPGKoVjYK+fY0Z3VYV+ZwJ5AcDagFdF/vh7PvOuV148UikFOEDWl9SEpFwEI E9W040UGxDfX8JG/Np3Nvm6WFQntixjfbWWeRVi0io4lwx9HCxrNMgRqCUPyYrXl 3aWBJSRq7tEJgIcba+Q/Urvsh7HjGEHpoFb3FzEp94iJej4R0WN5FNSUNEVgV5Dx 14bz/IRuHgqhRPgLbOtK3/J+LxYVJBiuog1ahLfUID4Vxw9Don48gPJAmyCECVkz VD7i3VnLQlEtDlhzOVD9NCdVnr7u72iqd3VJQSj7gpDJdHDVGwipl2B664X8cs12 FAQUeJx3UezTUiq4C143vb1SqbgKa6rEYlTEflcQzN1eYA60vtI6p4Xlip02bMy0 wTYIt6Xk =fIjZ -----END PGP SIGNATURE----- Merge tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc Pull ARM SoC platform updates from Olof Johansson: "Most of these are smaller fixes that have accrued, and some continued cleanup of OMAP platforms towards shared frameworks. One new SoC from Atmel/Microchip: sam9x60" * tag 'armsoc-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (35 commits) ARM: OMAP2+: Fix undefined reference to omap_secure_init ARM: s3c64xx: Drop unneeded select of TIMER_OF ARM: exynos: Drop unneeded select of MIGHT_HAVE_CACHE_L2X0 ARM: s3c24xx: Switch to atomic pwm API in rx1950 ARM: OMAP2+: sleep43xx: Call secure suspend/resume handlers ARM: OMAP2+: Use ARM SMC Calling Convention when OP-TEE is available ARM: OMAP2+: Introduce check for OP-TEE in omap_secure_init() ARM: OMAP2+: Add omap_secure_init callback hook for secure initialization ARM: at91: Documentation: add sam9x60 product and datasheet ARM: at91: pm: use of_device_id array to find the proper shdwc node ARM: at91: pm: use SAM9X60 PMC's compatible ARM: imx: only select ARM_ERRATA_814220 for ARMv7-A ARM: zynq: use physical cpuid in zynq_slcr_cpu_stop/start ARM: tegra: Use clk_m CPU on Tegra124 LP1 resume ARM: tegra: Modify reshift divider during LP1 ARM: tegra: Enable PLLP bypass during Tegra124 LP1 ARM: samsung: Rename Samsung and Exynos to lowercase ARM: exynos: Correct the help text for platform Kconfig option ARM: bcm: Select ARM_AMBA for ARCH_BRCMSTB ARM: brcmstb: Add debug UART entry for 7216 ...
592 lines
16 KiB
C
592 lines
16 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Legacy platform_data quirks
|
|
*
|
|
* Copyright (C) 2013 Texas Instruments
|
|
*/
|
|
#include <linux/clk.h>
|
|
#include <linux/davinci_emac.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/wl12xx.h>
|
|
#include <linux/mmc/card.h>
|
|
#include <linux/mmc/host.h>
|
|
#include <linux/power/smartreflex.h>
|
|
#include <linux/regulator/machine.h>
|
|
#include <linux/regulator/fixed.h>
|
|
|
|
#include <linux/platform_data/pinctrl-single.h>
|
|
#include <linux/platform_data/hsmmc-omap.h>
|
|
#include <linux/platform_data/iommu-omap.h>
|
|
#include <linux/platform_data/ti-sysc.h>
|
|
#include <linux/platform_data/wkup_m3.h>
|
|
#include <linux/platform_data/asoc-ti-mcbsp.h>
|
|
#include <linux/platform_data/ti-prm.h>
|
|
|
|
#include "clockdomain.h"
|
|
#include "common.h"
|
|
#include "common-board-devices.h"
|
|
#include "control.h"
|
|
#include "omap_device.h"
|
|
#include "omap-secure.h"
|
|
#include "soc.h"
|
|
|
|
static struct omap_hsmmc_platform_data __maybe_unused mmc_pdata[2];
|
|
|
|
struct pdata_init {
|
|
const char *compatible;
|
|
void (*fn)(void);
|
|
};
|
|
|
|
static struct of_dev_auxdata omap_auxdata_lookup[];
|
|
static struct twl4030_gpio_platform_data twl_gpio_auxdata;
|
|
|
|
#if IS_ENABLED(CONFIG_OMAP_IOMMU)
|
|
int omap_iommu_set_pwrdm_constraint(struct platform_device *pdev, bool request,
|
|
u8 *pwrst);
|
|
#else
|
|
static inline int omap_iommu_set_pwrdm_constraint(struct platform_device *pdev,
|
|
bool request, u8 *pwrst)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_MACH_NOKIA_N8X0
|
|
static void __init omap2420_n8x0_legacy_init(void)
|
|
{
|
|
omap_auxdata_lookup[0].platform_data = n8x0_legacy_init();
|
|
}
|
|
#else
|
|
#define omap2420_n8x0_legacy_init NULL
|
|
#endif
|
|
|
|
#ifdef CONFIG_ARCH_OMAP3
|
|
/*
|
|
* Configures GPIOs 126, 127 and 129 to 1.8V mode instead of 3.0V
|
|
* mode for MMC1 in case bootloader did not configure things.
|
|
* Note that if the pins are used for MMC1, pbias-regulator
|
|
* manages the IO voltage.
|
|
*/
|
|
static void __init omap3_gpio126_127_129(void)
|
|
{
|
|
u32 reg;
|
|
|
|
reg = omap_ctrl_readl(OMAP343X_CONTROL_PBIAS_LITE);
|
|
reg &= ~OMAP343X_PBIASLITEVMODE1;
|
|
reg |= OMAP343X_PBIASLITEPWRDNZ1;
|
|
omap_ctrl_writel(reg, OMAP343X_CONTROL_PBIAS_LITE);
|
|
if (cpu_is_omap3630()) {
|
|
reg = omap_ctrl_readl(OMAP34XX_CONTROL_WKUP_CTRL);
|
|
reg |= OMAP36XX_GPIO_IO_PWRDNZ;
|
|
omap_ctrl_writel(reg, OMAP34XX_CONTROL_WKUP_CTRL);
|
|
}
|
|
}
|
|
|
|
static void __init hsmmc2_internal_input_clk(void)
|
|
{
|
|
u32 reg;
|
|
|
|
reg = omap_ctrl_readl(OMAP343X_CONTROL_DEVCONF1);
|
|
reg |= OMAP2_MMCSDIO2ADPCLKISEL;
|
|
omap_ctrl_writel(reg, OMAP343X_CONTROL_DEVCONF1);
|
|
}
|
|
|
|
static struct iommu_platform_data omap3_iommu_pdata = {
|
|
.reset_name = "mmu",
|
|
.assert_reset = omap_device_assert_hardreset,
|
|
.deassert_reset = omap_device_deassert_hardreset,
|
|
.device_enable = omap_device_enable,
|
|
.device_idle = omap_device_idle,
|
|
};
|
|
|
|
static struct iommu_platform_data omap3_iommu_isp_pdata = {
|
|
.device_enable = omap_device_enable,
|
|
.device_idle = omap_device_idle,
|
|
};
|
|
|
|
static int omap3_sbc_t3730_twl_callback(struct device *dev,
|
|
unsigned gpio,
|
|
unsigned ngpio)
|
|
{
|
|
int res;
|
|
|
|
res = gpio_request_one(gpio + 2, GPIOF_OUT_INIT_HIGH,
|
|
"wlan pwr");
|
|
if (res)
|
|
return res;
|
|
|
|
gpio_export(gpio, 0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void __init omap3_sbc_t3x_usb_hub_init(int gpio, char *hub_name)
|
|
{
|
|
int err = gpio_request_one(gpio, GPIOF_OUT_INIT_LOW, hub_name);
|
|
|
|
if (err) {
|
|
pr_err("SBC-T3x: %s reset gpio request failed: %d\n",
|
|
hub_name, err);
|
|
return;
|
|
}
|
|
|
|
gpio_export(gpio, 0);
|
|
|
|
udelay(10);
|
|
gpio_set_value(gpio, 1);
|
|
msleep(1);
|
|
}
|
|
|
|
static void __init omap3_sbc_t3730_twl_init(void)
|
|
{
|
|
twl_gpio_auxdata.setup = omap3_sbc_t3730_twl_callback;
|
|
}
|
|
|
|
static void __init omap3_sbc_t3730_legacy_init(void)
|
|
{
|
|
omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub");
|
|
}
|
|
|
|
static void __init omap3_sbc_t3530_legacy_init(void)
|
|
{
|
|
omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub");
|
|
}
|
|
|
|
static void __init omap3_evm_legacy_init(void)
|
|
{
|
|
hsmmc2_internal_input_clk();
|
|
}
|
|
|
|
static void am35xx_enable_emac_int(void)
|
|
{
|
|
u32 v;
|
|
|
|
v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR);
|
|
v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR |
|
|
AM35XX_CPGMAC_C0_MISC_PULSE_CLR | AM35XX_CPGMAC_C0_RX_THRESH_CLR);
|
|
omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR);
|
|
omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */
|
|
}
|
|
|
|
static void am35xx_disable_emac_int(void)
|
|
{
|
|
u32 v;
|
|
|
|
v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR);
|
|
v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR);
|
|
omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR);
|
|
omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */
|
|
}
|
|
|
|
static struct emac_platform_data am35xx_emac_pdata = {
|
|
.interrupt_enable = am35xx_enable_emac_int,
|
|
.interrupt_disable = am35xx_disable_emac_int,
|
|
};
|
|
|
|
static void __init am35xx_emac_reset(void)
|
|
{
|
|
u32 v;
|
|
|
|
v = omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET);
|
|
v &= ~AM35XX_CPGMACSS_SW_RST;
|
|
omap_ctrl_writel(v, AM35XX_CONTROL_IP_SW_RESET);
|
|
omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); /* OCP barrier */
|
|
}
|
|
|
|
static struct gpio cm_t3517_wlan_gpios[] __initdata = {
|
|
{ 56, GPIOF_OUT_INIT_HIGH, "wlan pwr" },
|
|
{ 4, GPIOF_OUT_INIT_HIGH, "xcvr noe" },
|
|
};
|
|
|
|
static void __init omap3_sbc_t3517_wifi_init(void)
|
|
{
|
|
int err = gpio_request_array(cm_t3517_wlan_gpios,
|
|
ARRAY_SIZE(cm_t3517_wlan_gpios));
|
|
if (err) {
|
|
pr_err("SBC-T3517: wl12xx gpios request failed: %d\n", err);
|
|
return;
|
|
}
|
|
|
|
gpio_export(cm_t3517_wlan_gpios[0].gpio, 0);
|
|
gpio_export(cm_t3517_wlan_gpios[1].gpio, 0);
|
|
|
|
msleep(100);
|
|
gpio_set_value(cm_t3517_wlan_gpios[1].gpio, 0);
|
|
}
|
|
|
|
static void __init omap3_sbc_t3517_legacy_init(void)
|
|
{
|
|
omap3_sbc_t3x_usb_hub_init(152, "cm-t3517 usb hub");
|
|
omap3_sbc_t3x_usb_hub_init(98, "sb-t35 usb hub");
|
|
am35xx_emac_reset();
|
|
hsmmc2_internal_input_clk();
|
|
omap3_sbc_t3517_wifi_init();
|
|
}
|
|
|
|
static void __init am3517_evm_legacy_init(void)
|
|
{
|
|
am35xx_emac_reset();
|
|
}
|
|
|
|
static void __init nokia_n900_legacy_init(void)
|
|
{
|
|
hsmmc2_internal_input_clk();
|
|
mmc_pdata[0].name = "external";
|
|
mmc_pdata[1].name = "internal";
|
|
|
|
if (omap_type() != OMAP2_DEVICE_TYPE_GP) {
|
|
if (IS_ENABLED(CONFIG_ARM_ERRATA_430973)) {
|
|
pr_info("RX-51: Enabling ARM errata 430973 workaround\n");
|
|
/* set IBE to 1 */
|
|
rx51_secure_update_aux_cr(BIT(6), 0);
|
|
} else {
|
|
pr_warn("RX-51: Not enabling ARM errata 430973 workaround\n");
|
|
pr_warn("Thumb binaries may crash randomly without this workaround\n");
|
|
}
|
|
}
|
|
}
|
|
|
|
static void __init omap3_tao3530_legacy_init(void)
|
|
{
|
|
hsmmc2_internal_input_clk();
|
|
}
|
|
|
|
static void __init omap3_logicpd_torpedo_init(void)
|
|
{
|
|
omap3_gpio126_127_129();
|
|
}
|
|
|
|
/* omap3pandora legacy devices */
|
|
|
|
static struct platform_device pandora_backlight = {
|
|
.name = "pandora-backlight",
|
|
.id = -1,
|
|
};
|
|
|
|
static void __init omap3_pandora_legacy_init(void)
|
|
{
|
|
platform_device_register(&pandora_backlight);
|
|
}
|
|
#endif /* CONFIG_ARCH_OMAP3 */
|
|
|
|
#if defined(CONFIG_SOC_AM33XX) || defined(CONFIG_SOC_AM43XX)
|
|
static struct wkup_m3_platform_data wkup_m3_data = {
|
|
.reset_name = "wkup_m3",
|
|
.assert_reset = omap_device_assert_hardreset,
|
|
.deassert_reset = omap_device_deassert_hardreset,
|
|
};
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_OMAP5
|
|
static void __init omap5_uevm_legacy_init(void)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_DRA7XX
|
|
static struct iommu_platform_data dra7_ipu1_dsp_iommu_pdata = {
|
|
.set_pwrdm_constraint = omap_iommu_set_pwrdm_constraint,
|
|
};
|
|
|
|
static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc1;
|
|
static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc2;
|
|
static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc3;
|
|
|
|
static void __init dra7x_evm_mmc_quirk(void)
|
|
{
|
|
if (omap_rev() == DRA752_REV_ES1_1 || omap_rev() == DRA752_REV_ES1_0) {
|
|
dra7_hsmmc_data_mmc1.version = "rev11";
|
|
dra7_hsmmc_data_mmc1.max_freq = 96000000;
|
|
|
|
dra7_hsmmc_data_mmc2.version = "rev11";
|
|
dra7_hsmmc_data_mmc2.max_freq = 48000000;
|
|
|
|
dra7_hsmmc_data_mmc3.version = "rev11";
|
|
dra7_hsmmc_data_mmc3.max_freq = 48000000;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static struct clockdomain *ti_sysc_find_one_clockdomain(struct clk *clk)
|
|
{
|
|
struct clk_hw *hw = __clk_get_hw(clk);
|
|
struct clockdomain *clkdm = NULL;
|
|
struct clk_hw_omap *hwclk;
|
|
|
|
hwclk = to_clk_hw_omap(hw);
|
|
if (!omap2_clk_is_hw_omap(hw))
|
|
return NULL;
|
|
|
|
if (hwclk && hwclk->clkdm_name)
|
|
clkdm = clkdm_lookup(hwclk->clkdm_name);
|
|
|
|
return clkdm;
|
|
}
|
|
|
|
/**
|
|
* ti_sysc_clkdm_init - find clockdomain based on clock
|
|
* @fck: device functional clock
|
|
* @ick: device interface clock
|
|
* @dev: struct device
|
|
*
|
|
* Populate clockdomain based on clock. It is needed for
|
|
* clkdm_deny_idle() and clkdm_allow_idle() for blocking clockdomain
|
|
* clockdomain idle during reset, enable and idle.
|
|
*
|
|
* Note that we assume interconnect driver manages the clocks
|
|
* and do not need to populate oh->_clk for dynamically
|
|
* allocated modules.
|
|
*/
|
|
static int ti_sysc_clkdm_init(struct device *dev,
|
|
struct clk *fck, struct clk *ick,
|
|
struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (!IS_ERR(fck))
|
|
cookie->clkdm = ti_sysc_find_one_clockdomain(fck);
|
|
if (cookie->clkdm)
|
|
return 0;
|
|
if (!IS_ERR(ick))
|
|
cookie->clkdm = ti_sysc_find_one_clockdomain(ick);
|
|
if (cookie->clkdm)
|
|
return 0;
|
|
|
|
return -ENODEV;
|
|
}
|
|
|
|
static void ti_sysc_clkdm_deny_idle(struct device *dev,
|
|
const struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (cookie->clkdm)
|
|
clkdm_deny_idle(cookie->clkdm);
|
|
}
|
|
|
|
static void ti_sysc_clkdm_allow_idle(struct device *dev,
|
|
const struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (cookie->clkdm)
|
|
clkdm_allow_idle(cookie->clkdm);
|
|
}
|
|
|
|
static int ti_sysc_enable_module(struct device *dev,
|
|
const struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (!cookie->data)
|
|
return -EINVAL;
|
|
|
|
return omap_hwmod_enable(cookie->data);
|
|
}
|
|
|
|
static int ti_sysc_idle_module(struct device *dev,
|
|
const struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (!cookie->data)
|
|
return -EINVAL;
|
|
|
|
return omap_hwmod_idle(cookie->data);
|
|
}
|
|
|
|
static int ti_sysc_shutdown_module(struct device *dev,
|
|
const struct ti_sysc_cookie *cookie)
|
|
{
|
|
if (!cookie->data)
|
|
return -EINVAL;
|
|
|
|
return omap_hwmod_shutdown(cookie->data);
|
|
}
|
|
|
|
static struct of_dev_auxdata omap_auxdata_lookup[];
|
|
|
|
static struct ti_sysc_platform_data ti_sysc_pdata = {
|
|
.auxdata = omap_auxdata_lookup,
|
|
.init_clockdomain = ti_sysc_clkdm_init,
|
|
.clkdm_deny_idle = ti_sysc_clkdm_deny_idle,
|
|
.clkdm_allow_idle = ti_sysc_clkdm_allow_idle,
|
|
.init_module = omap_hwmod_init_module,
|
|
.enable_module = ti_sysc_enable_module,
|
|
.idle_module = ti_sysc_idle_module,
|
|
.shutdown_module = ti_sysc_shutdown_module,
|
|
};
|
|
|
|
static struct pcs_pdata pcs_pdata;
|
|
|
|
void omap_pcs_legacy_init(int irq, void (*rearm)(void))
|
|
{
|
|
pcs_pdata.irq = irq;
|
|
pcs_pdata.rearm = rearm;
|
|
}
|
|
|
|
static struct ti_prm_platform_data ti_prm_pdata = {
|
|
.clkdm_deny_idle = clkdm_deny_idle,
|
|
.clkdm_allow_idle = clkdm_allow_idle,
|
|
.clkdm_lookup = clkdm_lookup,
|
|
};
|
|
|
|
/*
|
|
* GPIOs for TWL are initialized by the I2C bus and need custom
|
|
* handing until DSS has device tree bindings.
|
|
*/
|
|
void omap_auxdata_legacy_init(struct device *dev)
|
|
{
|
|
if (dev->platform_data)
|
|
return;
|
|
|
|
if (strcmp("twl4030-gpio", dev_name(dev)))
|
|
return;
|
|
|
|
dev->platform_data = &twl_gpio_auxdata;
|
|
}
|
|
|
|
#if IS_ENABLED(CONFIG_SND_SOC_OMAP_MCBSP)
|
|
static struct omap_mcbsp_platform_data mcbsp_pdata;
|
|
static void __init omap3_mcbsp_init(void)
|
|
{
|
|
omap3_mcbsp_init_pdata_callback(&mcbsp_pdata);
|
|
}
|
|
#else
|
|
static void __init omap3_mcbsp_init(void) {}
|
|
#endif
|
|
|
|
/*
|
|
* Few boards still need auxdata populated before we populate
|
|
* the dev entries in of_platform_populate().
|
|
*/
|
|
static struct pdata_init auxdata_quirks[] __initdata = {
|
|
#ifdef CONFIG_SOC_OMAP2420
|
|
{ "nokia,n800", omap2420_n8x0_legacy_init, },
|
|
{ "nokia,n810", omap2420_n8x0_legacy_init, },
|
|
{ "nokia,n810-wimax", omap2420_n8x0_legacy_init, },
|
|
#endif
|
|
#ifdef CONFIG_ARCH_OMAP3
|
|
{ "compulab,omap3-sbc-t3730", omap3_sbc_t3730_twl_init, },
|
|
#endif
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
struct omap_sr_data __maybe_unused omap_sr_pdata[OMAP_SR_NR];
|
|
|
|
static struct of_dev_auxdata omap_auxdata_lookup[] = {
|
|
#ifdef CONFIG_MACH_NOKIA_N8X0
|
|
OF_DEV_AUXDATA("ti,omap2420-mmc", 0x4809c000, "mmci-omap.0", NULL),
|
|
OF_DEV_AUXDATA("menelaus", 0x72, "1-0072", &n8x0_menelaus_platform_data),
|
|
OF_DEV_AUXDATA("tlv320aic3x", 0x18, "2-0018", &n810_aic33_data),
|
|
#endif
|
|
#ifdef CONFIG_ARCH_OMAP3
|
|
OF_DEV_AUXDATA("ti,omap2-iommu", 0x5d000000, "5d000000.mmu",
|
|
&omap3_iommu_pdata),
|
|
OF_DEV_AUXDATA("ti,omap2-iommu", 0x480bd400, "480bd400.mmu",
|
|
&omap3_iommu_isp_pdata),
|
|
OF_DEV_AUXDATA("ti,omap3-smartreflex-core", 0x480cb000,
|
|
"480cb000.smartreflex", &omap_sr_pdata[OMAP_SR_CORE]),
|
|
OF_DEV_AUXDATA("ti,omap3-smartreflex-mpu-iva", 0x480c9000,
|
|
"480c9000.smartreflex", &omap_sr_pdata[OMAP_SR_MPU]),
|
|
OF_DEV_AUXDATA("ti,omap3-hsmmc", 0x4809c000, "4809c000.mmc", &mmc_pdata[0]),
|
|
OF_DEV_AUXDATA("ti,omap3-hsmmc", 0x480b4000, "480b4000.mmc", &mmc_pdata[1]),
|
|
/* Only on am3517 */
|
|
OF_DEV_AUXDATA("ti,davinci_mdio", 0x5c030000, "davinci_mdio.0", NULL),
|
|
OF_DEV_AUXDATA("ti,am3517-emac", 0x5c000000, "davinci_emac.0",
|
|
&am35xx_emac_pdata),
|
|
OF_DEV_AUXDATA("nokia,n900-rom-rng", 0, NULL, rx51_secure_rng_call),
|
|
/* McBSP modules with sidetone core */
|
|
#if IS_ENABLED(CONFIG_SND_SOC_OMAP_MCBSP)
|
|
OF_DEV_AUXDATA("ti,omap3-mcbsp", 0x49022000, "49022000.mcbsp", &mcbsp_pdata),
|
|
OF_DEV_AUXDATA("ti,omap3-mcbsp", 0x49024000, "49024000.mcbsp", &mcbsp_pdata),
|
|
#endif
|
|
#endif
|
|
#ifdef CONFIG_SOC_AM33XX
|
|
OF_DEV_AUXDATA("ti,am3352-wkup-m3", 0x44d00000, "44d00000.wkup_m3",
|
|
&wkup_m3_data),
|
|
#endif
|
|
#ifdef CONFIG_SOC_AM43XX
|
|
OF_DEV_AUXDATA("ti,am4372-wkup-m3", 0x44d00000, "44d00000.wkup_m3",
|
|
&wkup_m3_data),
|
|
#endif
|
|
#if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5)
|
|
OF_DEV_AUXDATA("ti,omap4-smartreflex-iva", 0x4a0db000,
|
|
"4a0db000.smartreflex", &omap_sr_pdata[OMAP_SR_IVA]),
|
|
OF_DEV_AUXDATA("ti,omap4-smartreflex-core", 0x4a0dd000,
|
|
"4a0dd000.smartreflex", &omap_sr_pdata[OMAP_SR_CORE]),
|
|
OF_DEV_AUXDATA("ti,omap4-smartreflex-mpu", 0x4a0d9000,
|
|
"4a0d9000.smartreflex", &omap_sr_pdata[OMAP_SR_MPU]),
|
|
#endif
|
|
#ifdef CONFIG_SOC_DRA7XX
|
|
OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x4809c000, "4809c000.mmc",
|
|
&dra7_hsmmc_data_mmc1),
|
|
OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x480b4000, "480b4000.mmc",
|
|
&dra7_hsmmc_data_mmc2),
|
|
OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x480ad000, "480ad000.mmc",
|
|
&dra7_hsmmc_data_mmc3),
|
|
OF_DEV_AUXDATA("ti,dra7-dsp-iommu", 0x40d01000, "40d01000.mmu",
|
|
&dra7_ipu1_dsp_iommu_pdata),
|
|
OF_DEV_AUXDATA("ti,dra7-dsp-iommu", 0x41501000, "41501000.mmu",
|
|
&dra7_ipu1_dsp_iommu_pdata),
|
|
OF_DEV_AUXDATA("ti,dra7-iommu", 0x58882000, "58882000.mmu",
|
|
&dra7_ipu1_dsp_iommu_pdata),
|
|
#endif
|
|
/* Common auxdata */
|
|
OF_DEV_AUXDATA("ti,sysc", 0, NULL, &ti_sysc_pdata),
|
|
OF_DEV_AUXDATA("pinctrl-single", 0, NULL, &pcs_pdata),
|
|
OF_DEV_AUXDATA("ti,omap-prm-inst", 0, NULL, &ti_prm_pdata),
|
|
OF_DEV_AUXDATA("ti,omap-sdma", 0, NULL, &dma_plat_info),
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
/*
|
|
* Few boards still need to initialize some legacy devices with
|
|
* platform data until the drivers support device tree.
|
|
*/
|
|
static struct pdata_init pdata_quirks[] __initdata = {
|
|
#ifdef CONFIG_ARCH_OMAP3
|
|
{ "compulab,omap3-sbc-t3517", omap3_sbc_t3517_legacy_init, },
|
|
{ "compulab,omap3-sbc-t3530", omap3_sbc_t3530_legacy_init, },
|
|
{ "compulab,omap3-sbc-t3730", omap3_sbc_t3730_legacy_init, },
|
|
{ "nokia,omap3-n900", nokia_n900_legacy_init, },
|
|
{ "nokia,omap3-n9", hsmmc2_internal_input_clk, },
|
|
{ "nokia,omap3-n950", hsmmc2_internal_input_clk, },
|
|
{ "logicpd,dm3730-torpedo-devkit", omap3_logicpd_torpedo_init, },
|
|
{ "ti,omap3-evm-37xx", omap3_evm_legacy_init, },
|
|
{ "ti,am3517-evm", am3517_evm_legacy_init, },
|
|
{ "technexion,omap3-tao3530", omap3_tao3530_legacy_init, },
|
|
{ "openpandora,omap3-pandora-600mhz", omap3_pandora_legacy_init, },
|
|
{ "openpandora,omap3-pandora-1ghz", omap3_pandora_legacy_init, },
|
|
#endif
|
|
#ifdef CONFIG_SOC_OMAP5
|
|
{ "ti,omap5-uevm", omap5_uevm_legacy_init, },
|
|
#endif
|
|
#ifdef CONFIG_SOC_DRA7XX
|
|
{ "ti,dra7-evm", dra7x_evm_mmc_quirk, },
|
|
#endif
|
|
{ /* sentinel */ },
|
|
};
|
|
|
|
static void pdata_quirks_check(struct pdata_init *quirks)
|
|
{
|
|
while (quirks->compatible) {
|
|
if (of_machine_is_compatible(quirks->compatible)) {
|
|
if (quirks->fn)
|
|
quirks->fn();
|
|
}
|
|
quirks++;
|
|
}
|
|
}
|
|
|
|
void __init pdata_quirks_init(const struct of_device_id *omap_dt_match_table)
|
|
{
|
|
/*
|
|
* We still need this for omap2420 and omap3 PM to work, others are
|
|
* using drivers/misc/sram.c already.
|
|
*/
|
|
if (of_machine_is_compatible("ti,omap2420") ||
|
|
of_machine_is_compatible("ti,omap3"))
|
|
omap_sdrc_init(NULL, NULL);
|
|
|
|
if (of_machine_is_compatible("ti,omap3"))
|
|
omap3_mcbsp_init();
|
|
pdata_quirks_check(auxdata_quirks);
|
|
of_platform_populate(NULL, omap_dt_match_table,
|
|
omap_auxdata_lookup, NULL);
|
|
pdata_quirks_check(pdata_quirks);
|
|
}
|