mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-15 00:04:15 +08:00
34a01d9ea7
There is currently the MX8MM GPU domain, which is in fact a composite domain for both GPU2D and GPU3D. To correctly configure this domain, it is necessary to control both GPC_PGC_nCTRL(GPU_2D) and GPC_PGC_nCTRL(GPU_3D) at the same time. This is currently not possible. Turn the domain->pgc from value into bitfield and use for_each_set_bit() to iterate over all bits set in domain->pgc when configuring GPC_PGC_nCTRL register array. This way it is possible to configure all GPC_PGC_nCTRL registers required in a particular domain. This is a preparatory patch, no functional change. Reviewed-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Marek Vasut <marex@denx.de> Cc: Frieder Schrempf <frieder.schrempf@kontron.de> Cc: Lucas Stach <l.stach@pengutronix.de> Cc: NXP Linux Team <linux-imx@nxp.com> Cc: Peng Fan <peng.fan@nxp.com> Cc: Shawn Guo <shawnguo@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org> |
||
---|---|---|
.. | ||
actions | ||
amlogic | ||
aspeed | ||
atmel | ||
bcm | ||
canaan | ||
dove | ||
fsl | ||
gemini | ||
imx | ||
ixp4xx | ||
lantiq | ||
litex | ||
mediatek | ||
qcom | ||
renesas | ||
rockchip | ||
samsung | ||
sifive | ||
sunxi | ||
tegra | ||
ti | ||
ux500 | ||
versatile | ||
xilinx | ||
Kconfig | ||
Makefile |