mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-29 22:14:41 +08:00
dfdc2488c3
The PL111 in the ARM reference platforms are connected to "panels" that are actually dumb VGA DAC connector bridges. Now that we can support the proper bridges in the DRM driver, fix this up. Cc: Mali DP Maintainers <malidp@foss.arm.com> Reviewed-by: Liviu Dudau <liviu.dudau@arm.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
461 lines
10 KiB
Plaintext
461 lines
10 KiB
Plaintext
/*
|
|
* Copyright 2016 Linaro Ltd
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "arm,realview-eb";
|
|
|
|
chosen { };
|
|
|
|
aliases {
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial2 = &serial2;
|
|
serial3 = &serial3;
|
|
i2c0 = &i2c;
|
|
};
|
|
|
|
memory {
|
|
/* 128 MiB memory @ 0x0 */
|
|
reg = <0x00000000 0x08000000>;
|
|
};
|
|
|
|
/* The voltage to the MMC card is hardwired at 3.3V */
|
|
vmmc: fixedregulator@0 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vmmc";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
xtal24mhz: xtal24mhz@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <24000000>;
|
|
};
|
|
|
|
timclk: timclk@1M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <24>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
mclk: mclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
kmiclk: kmiclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
sspclk: sspclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
uartclk: uartclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
wdogclk: wdogclk@24M {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-factor-clock";
|
|
clock-div = <1>;
|
|
clock-mult = <1>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
|
|
/* FIXME: this actually hangs off the PLL clocks */
|
|
pclk: pclk@0 {
|
|
#clock-cells = <0>;
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <0>;
|
|
};
|
|
|
|
flash0@40000000 {
|
|
/* 2 * 32MiB NOR Flash memory */
|
|
compatible = "arm,versatile-flash", "cfi-flash";
|
|
reg = <0x40000000 0x04000000>;
|
|
bank-width = <4>;
|
|
};
|
|
|
|
flash1@44000000 {
|
|
/* 2 * 32MiB NOR Flash memory */
|
|
compatible = "arm,versatile-flash", "cfi-flash";
|
|
reg = <0x44000000 0x04000000>;
|
|
bank-width = <4>;
|
|
};
|
|
|
|
/* SMSC LAN91C111 ethernet with PHY and EEPROM */
|
|
ethernet: ethernet@4e000000 {
|
|
compatible = "smsc,lan91c111";
|
|
reg = <0x4e000000 0x10000>;
|
|
/*
|
|
* This means the adapter can be accessed with 8, 16 or
|
|
* 32 bit reads/writes.
|
|
*/
|
|
reg-io-width = <7>;
|
|
};
|
|
|
|
usb: usb@4f000000 {
|
|
compatible = "nxp,usb-isp1761";
|
|
reg = <0x4f000000 0x20000>;
|
|
port1-otg;
|
|
};
|
|
|
|
bridge {
|
|
compatible = "ti,ths8134a", "ti,ths8134";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
|
|
vga_bridge_in: endpoint {
|
|
remote-endpoint = <&clcd_pads>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
|
|
vga_bridge_out: endpoint {
|
|
remote-endpoint = <&vga_con_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
vga {
|
|
compatible = "vga-connector";
|
|
|
|
port {
|
|
vga_con_in: endpoint {
|
|
remote-endpoint = <&vga_bridge_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/* These peripherals are inside the FPGA */
|
|
fpga {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
ranges;
|
|
|
|
syscon: syscon@10000000 {
|
|
compatible = "arm,realview-eb-syscon", "syscon", "simple-mfd";
|
|
reg = <0x10000000 0x1000>;
|
|
|
|
led@08.0 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x01>;
|
|
label = "versatile:0";
|
|
linux,default-trigger = "heartbeat";
|
|
default-state = "on";
|
|
};
|
|
led@08.1 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x02>;
|
|
label = "versatile:1";
|
|
linux,default-trigger = "mmc0";
|
|
default-state = "off";
|
|
};
|
|
led@08.2 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x04>;
|
|
label = "versatile:2";
|
|
linux,default-trigger = "cpu0";
|
|
default-state = "off";
|
|
};
|
|
led@08.3 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x08>;
|
|
label = "versatile:3";
|
|
default-state = "off";
|
|
};
|
|
led@08.4 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x10>;
|
|
label = "versatile:4";
|
|
default-state = "off";
|
|
};
|
|
led@08.5 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x20>;
|
|
label = "versatile:5";
|
|
default-state = "off";
|
|
};
|
|
led@08.6 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x40>;
|
|
label = "versatile:6";
|
|
default-state = "off";
|
|
};
|
|
led@08.7 {
|
|
compatible = "register-bit-led";
|
|
offset = <0x08>;
|
|
mask = <0x80>;
|
|
label = "versatile:7";
|
|
default-state = "off";
|
|
};
|
|
oscclk0: osc0@0c {
|
|
compatible = "arm,syscon-icst307";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x20>;
|
|
vco-offset = <0x0C>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
oscclk1: osc1@10 {
|
|
compatible = "arm,syscon-icst307";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x20>;
|
|
vco-offset = <0x10>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
oscclk2: osc2@14 {
|
|
compatible = "arm,syscon-icst307";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x20>;
|
|
vco-offset = <0x14>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
oscclk3: osc3@18 {
|
|
compatible = "arm,syscon-icst307";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x20>;
|
|
vco-offset = <0x18>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
oscclk4: osc4@1c {
|
|
compatible = "arm,syscon-icst307";
|
|
#clock-cells = <0>;
|
|
lock-offset = <0x20>;
|
|
vco-offset = <0x1c>;
|
|
clocks = <&xtal24mhz>;
|
|
};
|
|
};
|
|
|
|
i2c: i2c@10002000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "arm,versatile-i2c";
|
|
reg = <0x10002000 0x1000>;
|
|
|
|
rtc@68 {
|
|
compatible = "dallas,ds1338";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
aaci: aaci@10004000 {
|
|
compatible = "arm,pl041", "arm,primecell";
|
|
reg = <0x10004000 0x1000>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
mmc: mmcsd@10005000 {
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
reg = <0x10005000 0x1000>;
|
|
|
|
/* Due to frequent FIFO overruns, use just 500 kHz */
|
|
max-frequency = <500000>;
|
|
bus-width = <4>;
|
|
cap-sd-highspeed;
|
|
cap-mmc-highspeed;
|
|
clocks = <&mclk>, <&pclk>;
|
|
clock-names = "mclk", "apb_pclk";
|
|
vmmc-supply = <&vmmc>;
|
|
cd-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
|
wp-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
kmi0: kmi@10006000 {
|
|
compatible = "arm,pl050", "arm,primecell";
|
|
reg = <0x10006000 0x1000>;
|
|
clocks = <&kmiclk>, <&pclk>;
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
|
};
|
|
|
|
kmi1: kmi@10007000 {
|
|
compatible = "arm,pl050", "arm,primecell";
|
|
reg = <0x10007000 0x1000>;
|
|
clocks = <&kmiclk>, <&pclk>;
|
|
clock-names = "KMIREFCLK", "apb_pclk";
|
|
};
|
|
|
|
charlcd: fpga_charlcd: charlcd@10008000 {
|
|
compatible = "arm,versatile-lcd";
|
|
reg = <0x10008000 0x1000>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
serial0: serial@10009000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x10009000 0x1000>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
serial1: serial@1000a000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1000a000 0x1000>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
serial2: serial@1000b000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1000b000 0x1000>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
serial3: serial@1000c000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x1000c000 0x1000>;
|
|
clocks = <&uartclk>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
|
|
ssp: ssp@1000d000 {
|
|
compatible = "arm,pl022", "arm,primecell";
|
|
reg = <0x1000d000 0x1000>;
|
|
clocks = <&sspclk>, <&pclk>;
|
|
clock-names = "SSPCLK", "apb_pclk";
|
|
};
|
|
|
|
wdog: watchdog@10010000 {
|
|
compatible = "arm,sp805", "arm,primecell";
|
|
reg = <0x10010000 0x1000>;
|
|
clocks = <&wdogclk>, <&pclk>;
|
|
clock-names = "wdogclk", "apb_pclk";
|
|
status = "disabled";
|
|
};
|
|
|
|
timer01: timer@10011000 {
|
|
compatible = "arm,sp804", "arm,primecell";
|
|
reg = <0x10011000 0x1000>;
|
|
clocks = <&timclk>, <&timclk>, <&pclk>;
|
|
clock-names = "timer1", "timer2", "apb_pclk";
|
|
};
|
|
|
|
timer23: timer@10012000 {
|
|
compatible = "arm,sp804", "arm,primecell";
|
|
reg = <0x10012000 0x1000>;
|
|
clocks = <&timclk>, <&timclk>, <&pclk>;
|
|
clock-names = "timer1", "timer2", "apb_pclk";
|
|
};
|
|
|
|
gpio0: gpio@10013000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x10013000 0x1000>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio1: gpio@10014000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x10014000 0x1000>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio2: gpio@10015000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x10015000 0x1000>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
rtc: rtc@10017000 {
|
|
compatible = "arm,pl031", "arm,primecell";
|
|
reg = <0x10017000 0x1000>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
clcd: clcd@10020000 {
|
|
compatible = "arm,pl111", "arm,primecell";
|
|
reg = <0x10020000 0x1000>;
|
|
interrupt-names = "combined";
|
|
clocks = <&oscclk0>, <&pclk>;
|
|
clock-names = "clcdclk", "apb_pclk";
|
|
/* 1024x768 16bpp @65MHz works fine */
|
|
max-memory-bandwidth = <95000000>;
|
|
|
|
port {
|
|
clcd_pads: endpoint {
|
|
remote-endpoint = <&vga_bridge_in>;
|
|
arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|