mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-14 15:54:15 +08:00
f0fba2ad1b
This patch extends the ASoC API to allow sound cards to have more than one
CODEC and more than one platform DMA controller. This is achieved by dividing
some current ASoC structures that contain both driver data and device data into
structures that only either contain device data or driver data. i.e.
struct snd_soc_codec ---> struct snd_soc_codec (device data)
+-> struct snd_soc_codec_driver (driver data)
struct snd_soc_platform ---> struct snd_soc_platform (device data)
+-> struct snd_soc_platform_driver (driver data)
struct snd_soc_dai ---> struct snd_soc_dai (device data)
+-> struct snd_soc_dai_driver (driver data)
struct snd_soc_device ---> deleted
This now allows ASoC to be more tightly aligned with the Linux driver model and
also means that every ASoC codec, platform and (platform) DAI is a kernel
device. ASoC component private data is now stored as device private data.
The ASoC sound card struct snd_soc_card has also been updated to store lists
of it's components rather than a pointer to a codec and platform. The PCM
runtime struct soc_pcm_runtime now has pointers to all its components.
This patch adds DAPM support for ASoC multi-component and removes struct
snd_soc_socdev from DAPM core. All DAPM calls are now made on a card, codec
or runtime PCM level basis rather than using snd_soc_socdev.
Other notable multi-component changes:-
* Stream operations now de-reference less structures.
* close_delayed work() now runs on a DAI basis rather than looping all DAIs
in a card.
* PM suspend()/resume() operations can now handle N CODECs and Platforms
per sound card.
* Added soc_bind_dai_link() to bind the component devices to the sound card.
* Added soc_dai_link_probe() and soc_dai_link_remove() to probe and remove
DAI link components.
* sysfs entries can now be registered per component per card.
* snd_soc_new_pcms() functionailty rolled into dai_link_probe().
* snd_soc_register_codec() now does all the codec list and mutex init.
This patch changes the probe() and remove() of the CODEC drivers as follows:-
o Make CODEC driver a platform driver
o Moved all struct snd_soc_codec list, mutex, etc initialiasation to core.
o Removed all static codec pointers (drivers now support > 1 codec dev)
o snd_soc_register_pcms() now done by core.
o snd_soc_register_dai() folded into snd_soc_register_codec().
CS4270 portions:
Acked-by: Timur Tabi <timur@freescale.com>
Some TLV320aic23 and Cirrus platform fixes.
Signed-off-by: Ryan Mallon <ryan@bluewatersys.com>
TI CODEC and OMAP fixes
Signed-off-by: Peter Ujfalusi <peter.ujfalusi@nokia.com>
Signed-off-by: Janusz Krzysztofik <jkrzyszt@tis.icnet.pl>
Signed-off-by: Jarkko Nikula <jhnikula@gmail.com>
Samsung platform and misc fixes :-
Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Jassi Brar <jassi.brar@samsung.com>
Signed-off-by: Seungwhan Youn <sw.youn@samsung.com>
MPC8610 and PPC fixes.
Signed-off-by: Timur Tabi <timur@freescale.com>
i.MX fixes and some core fixes.
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
J4740 platform fixes:-
Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
CC: Tony Lindgren <tony@atomide.com>
CC: Nicolas Ferre <nicolas.ferre@atmel.com>
CC: Kevin Hilman <khilman@deeprootsystems.com>
CC: Sascha Hauer <s.hauer@pengutronix.de>
CC: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
CC: Kuninori Morimoto <morimoto.kuninori@renesas.com>
CC: Daniel Gloeckner <dg@emlix.com>
CC: Manuel Lauss <mano@roarinelk.homelinux.net>
CC: Mike Frysinger <vapier.adi@gmail.com>
CC: Arnaud Patard <apatard@mandriva.com>
CC: Wan ZongShun <mcuos.com@gmail.com>
Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Signed-off-by: Liam Girdwood <lrg@slimlogic.co.uk>
162 lines
5.3 KiB
C
162 lines
5.3 KiB
C
/*
|
|
* cs42l51.h
|
|
*
|
|
* ASoC Driver for Cirrus Logic CS42L51 codecs
|
|
*
|
|
* Copyright (c) 2010 Arnaud Patard <apatard@mandriva.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
#ifndef _CS42L51_H
|
|
#define _CS42L51_H
|
|
|
|
#define CS42L51_CHIP_ID 0x1B
|
|
#define CS42L51_CHIP_REV_A 0x00
|
|
#define CS42L51_CHIP_REV_B 0x01
|
|
|
|
#define CS42L51_CHIP_REV_ID 0x01
|
|
#define CS42L51_MK_CHIP_REV(a, b) ((a)<<3|(b))
|
|
|
|
#define CS42L51_POWER_CTL1 0x02
|
|
#define CS42L51_POWER_CTL1_PDN_DACB (1<<6)
|
|
#define CS42L51_POWER_CTL1_PDN_DACA (1<<5)
|
|
#define CS42L51_POWER_CTL1_PDN_PGAB (1<<4)
|
|
#define CS42L51_POWER_CTL1_PDN_PGAA (1<<3)
|
|
#define CS42L51_POWER_CTL1_PDN_ADCB (1<<2)
|
|
#define CS42L51_POWER_CTL1_PDN_ADCA (1<<1)
|
|
#define CS42L51_POWER_CTL1_PDN (1<<0)
|
|
|
|
#define CS42L51_MIC_POWER_CTL 0x03
|
|
#define CS42L51_MIC_POWER_CTL_AUTO (1<<7)
|
|
#define CS42L51_MIC_POWER_CTL_SPEED(x) (((x)&3)<<5)
|
|
#define CS42L51_QSM_MODE 3
|
|
#define CS42L51_HSM_MODE 2
|
|
#define CS42L51_SSM_MODE 1
|
|
#define CS42L51_DSM_MODE 0
|
|
#define CS42L51_MIC_POWER_CTL_3ST_SP (1<<4)
|
|
#define CS42L51_MIC_POWER_CTL_PDN_MICB (1<<3)
|
|
#define CS42L51_MIC_POWER_CTL_PDN_MICA (1<<2)
|
|
#define CS42L51_MIC_POWER_CTL_PDN_BIAS (1<<1)
|
|
#define CS42L51_MIC_POWER_CTL_MCLK_DIV2 (1<<0)
|
|
|
|
#define CS42L51_INTF_CTL 0x04
|
|
#define CS42L51_INTF_CTL_LOOPBACK (1<<7)
|
|
#define CS42L51_INTF_CTL_MASTER (1<<6)
|
|
#define CS42L51_INTF_CTL_DAC_FORMAT(x) (((x)&7)<<3)
|
|
#define CS42L51_DAC_DIF_LJ24 0x00
|
|
#define CS42L51_DAC_DIF_I2S 0x01
|
|
#define CS42L51_DAC_DIF_RJ24 0x02
|
|
#define CS42L51_DAC_DIF_RJ20 0x03
|
|
#define CS42L51_DAC_DIF_RJ18 0x04
|
|
#define CS42L51_DAC_DIF_RJ16 0x05
|
|
#define CS42L51_INTF_CTL_ADC_I2S (1<<2)
|
|
#define CS42L51_INTF_CTL_DIGMIX (1<<1)
|
|
#define CS42L51_INTF_CTL_MICMIX (1<<0)
|
|
|
|
#define CS42L51_MIC_CTL 0x05
|
|
#define CS42L51_MIC_CTL_ADC_SNGVOL (1<<7)
|
|
#define CS42L51_MIC_CTL_ADCD_DBOOST (1<<6)
|
|
#define CS42L51_MIC_CTL_ADCA_DBOOST (1<<5)
|
|
#define CS42L51_MIC_CTL_MICBIAS_SEL (1<<4)
|
|
#define CS42L51_MIC_CTL_MICBIAS_LVL(x) (((x)&3)<<2)
|
|
#define CS42L51_MIC_CTL_MICB_BOOST (1<<1)
|
|
#define CS42L51_MIC_CTL_MICA_BOOST (1<<0)
|
|
|
|
#define CS42L51_ADC_CTL 0x06
|
|
#define CS42L51_ADC_CTL_ADCB_HPFEN (1<<7)
|
|
#define CS42L51_ADC_CTL_ADCB_HPFRZ (1<<6)
|
|
#define CS42L51_ADC_CTL_ADCA_HPFEN (1<<5)
|
|
#define CS42L51_ADC_CTL_ADCA_HPFRZ (1<<4)
|
|
#define CS42L51_ADC_CTL_SOFTB (1<<3)
|
|
#define CS42L51_ADC_CTL_ZCROSSB (1<<2)
|
|
#define CS42L51_ADC_CTL_SOFTA (1<<1)
|
|
#define CS42L51_ADC_CTL_ZCROSSA (1<<0)
|
|
|
|
#define CS42L51_ADC_INPUT 0x07
|
|
#define CS42L51_ADC_INPUT_AINB_MUX(x) (((x)&3)<<6)
|
|
#define CS42L51_ADC_INPUT_AINA_MUX(x) (((x)&3)<<4)
|
|
#define CS42L51_ADC_INPUT_INV_ADCB (1<<3)
|
|
#define CS42L51_ADC_INPUT_INV_ADCA (1<<2)
|
|
#define CS42L51_ADC_INPUT_ADCB_MUTE (1<<1)
|
|
#define CS42L51_ADC_INPUT_ADCA_MUTE (1<<0)
|
|
|
|
#define CS42L51_DAC_OUT_CTL 0x08
|
|
#define CS42L51_DAC_OUT_CTL_HP_GAIN(x) (((x)&7)<<5)
|
|
#define CS42L51_DAC_OUT_CTL_DAC_SNGVOL (1<<4)
|
|
#define CS42L51_DAC_OUT_CTL_INV_PCMB (1<<3)
|
|
#define CS42L51_DAC_OUT_CTL_INV_PCMA (1<<2)
|
|
#define CS42L51_DAC_OUT_CTL_DACB_MUTE (1<<1)
|
|
#define CS42L51_DAC_OUT_CTL_DACA_MUTE (1<<0)
|
|
|
|
#define CS42L51_DAC_CTL 0x09
|
|
#define CS42L51_DAC_CTL_DATA_SEL(x) (((x)&3)<<6)
|
|
#define CS42L51_DAC_CTL_FREEZE (1<<5)
|
|
#define CS42L51_DAC_CTL_DEEMPH (1<<3)
|
|
#define CS42L51_DAC_CTL_AMUTE (1<<2)
|
|
#define CS42L51_DAC_CTL_DACSZ(x) (((x)&3)<<0)
|
|
|
|
#define CS42L51_ALC_PGA_CTL 0x0A
|
|
#define CS42L51_ALC_PGB_CTL 0x0B
|
|
#define CS42L51_ALC_PGX_ALCX_SRDIS (1<<7)
|
|
#define CS42L51_ALC_PGX_ALCX_ZCDIS (1<<6)
|
|
#define CS42L51_ALC_PGX_PGX_VOL(x) (((x)&0x1f)<<0)
|
|
|
|
#define CS42L51_ADCA_ATT 0x0C
|
|
#define CS42L51_ADCB_ATT 0x0D
|
|
|
|
#define CS42L51_ADCA_VOL 0x0E
|
|
#define CS42L51_ADCB_VOL 0x0F
|
|
#define CS42L51_PCMA_VOL 0x10
|
|
#define CS42L51_PCMB_VOL 0x11
|
|
#define CS42L51_MIX_MUTE_ADCMIX (1<<7)
|
|
#define CS42L51_MIX_VOLUME(x) (((x)&0x7f)<<0)
|
|
|
|
#define CS42L51_BEEP_FREQ 0x12
|
|
#define CS42L51_BEEP_VOL 0x13
|
|
#define CS42L51_BEEP_CONF 0x14
|
|
|
|
#define CS42L51_TONE_CTL 0x15
|
|
#define CS42L51_TONE_CTL_TREB(x) (((x)&0xf)<<4)
|
|
#define CS42L51_TONE_CTL_BASS(x) (((x)&0xf)<<0)
|
|
|
|
#define CS42L51_AOUTA_VOL 0x16
|
|
#define CS42L51_AOUTB_VOL 0x17
|
|
#define CS42L51_PCM_MIXER 0x18
|
|
#define CS42L51_LIMIT_THRES_DIS 0x19
|
|
#define CS42L51_LIMIT_REL 0x1A
|
|
#define CS42L51_LIMIT_ATT 0x1B
|
|
#define CS42L51_ALC_EN 0x1C
|
|
#define CS42L51_ALC_REL 0x1D
|
|
#define CS42L51_ALC_THRES 0x1E
|
|
#define CS42L51_NOISE_CONF 0x1F
|
|
|
|
#define CS42L51_STATUS 0x20
|
|
#define CS42L51_STATUS_SP_CLKERR (1<<6)
|
|
#define CS42L51_STATUS_SPEA_OVFL (1<<5)
|
|
#define CS42L51_STATUS_SPEB_OVFL (1<<4)
|
|
#define CS42L51_STATUS_PCMA_OVFL (1<<3)
|
|
#define CS42L51_STATUS_PCMB_OVFL (1<<2)
|
|
#define CS42L51_STATUS_ADCA_OVFL (1<<1)
|
|
#define CS42L51_STATUS_ADCB_OVFL (1<<0)
|
|
|
|
#define CS42L51_CHARGE_FREQ 0x21
|
|
|
|
#define CS42L51_FIRSTREG 0x01
|
|
/*
|
|
* Hack: with register 0x21, it makes 33 registers. Looks like someone in the
|
|
* i2c layer doesn't like i2c smbus block read of 33 regs. Workaround by using
|
|
* 32 regs
|
|
*/
|
|
#define CS42L51_LASTREG 0x20
|
|
#define CS42L51_NUMREGS (CS42L51_LASTREG - CS42L51_FIRSTREG + 1)
|
|
|
|
#endif
|