Anup Patel 2bc3fc877a RISC-V: Remove CLINT related code from timer and arch ... Right now the RISC-V timer driver is convoluted to support: 1. Linux RISC-V S-mode (with MMU) where it will use TIME CSR for clocksource and SBI timer calls for clockevent device. 2. Linux RISC-V M-mode (without MMU) where it will use CLINT MMIO counter register for clocksource and CLINT MMIO compare register for clockevent device. We now have a separate CLINT timer driver which also provide CLINT based IPI operations so let's remove CLINT MMIO related code from arch/riscv directory and RISC-V timer driver. Signed-off-by: Anup Patel <anup.patel@wdc.com> Tested-by: Emil Renner Berhing <kernel@esmil.dk> Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org> Reviewed-by: Atish Patra <atish.patra@wdc.com> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>		2020-08-20 10:58:13 -07:00
..
defconfig	riscv: Add jump-label implementation	2020-07-30 11:37:43 -07:00
nommu_k210_defconfig	riscv: Add jump-label implementation	2020-07-30 11:37:43 -07:00
nommu_virt_defconfig	RISC-V: Remove CLINT related code from timer and arch	2020-08-20 10:58:13 -07:00
rv32_defconfig	riscv: Add jump-label implementation	2020-07-30 11:37:43 -07:00