mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-15 00:04:15 +08:00
44019387fc
Add the missing clock and reset entry for PLIC. Also add
R9A07G043_NCEPLIC_ACLK to the critical clocks list.
Fixes: 95d48d2703 ("clk: renesas: r9a07g043: Add support for RZ/Five SoC")
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20240403200952.633084-1-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
406 lines
13 KiB
C
406 lines
13 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* RZ/G2UL CPG driver
|
|
*
|
|
* Copyright (C) 2022 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/device.h>
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
|
|
#include <dt-bindings/clock/r9a07g043-cpg.h>
|
|
|
|
#include "rzg2l-cpg.h"
|
|
|
|
/* Specific registers. */
|
|
#define CPG_PL2SDHI_DSEL (0x218)
|
|
|
|
/* Clock select configuration. */
|
|
#define SEL_SDHI0 SEL_PLL_PACK(CPG_PL2SDHI_DSEL, 0, 2)
|
|
#define SEL_SDHI1 SEL_PLL_PACK(CPG_PL2SDHI_DSEL, 4, 2)
|
|
|
|
/* Clock status configuration. */
|
|
#define SEL_SDHI0_STS SEL_PLL_PACK(CPG_CLKSTATUS, 28, 1)
|
|
#define SEL_SDHI1_STS SEL_PLL_PACK(CPG_CLKSTATUS, 29, 1)
|
|
|
|
enum clk_ids {
|
|
/* Core Clock Outputs exported to DT */
|
|
LAST_DT_CORE_CLK = R9A07G043_CLK_P0_DIV2,
|
|
|
|
/* External Input Clocks */
|
|
CLK_EXTAL,
|
|
|
|
/* Internal Core Clocks */
|
|
CLK_OSC_DIV1000,
|
|
CLK_PLL1,
|
|
CLK_PLL2,
|
|
CLK_PLL2_DIV2,
|
|
CLK_PLL2_DIV2_8,
|
|
CLK_PLL2_DIV2_10,
|
|
CLK_PLL3,
|
|
CLK_PLL3_400,
|
|
CLK_PLL3_533,
|
|
CLK_PLL3_DIV2,
|
|
CLK_PLL3_DIV2_4,
|
|
CLK_PLL3_DIV2_4_2,
|
|
CLK_SEL_PLL3_3,
|
|
CLK_DIV_PLL3_C,
|
|
#ifdef CONFIG_ARM64
|
|
CLK_M2_DIV2,
|
|
CLK_PLL5,
|
|
CLK_PLL5_500,
|
|
CLK_PLL5_250,
|
|
#endif
|
|
CLK_PLL6,
|
|
CLK_PLL6_250,
|
|
CLK_P1_DIV2,
|
|
CLK_PLL2_800,
|
|
CLK_PLL2_SDHI_533,
|
|
CLK_PLL2_SDHI_400,
|
|
CLK_PLL2_SDHI_266,
|
|
CLK_SD0_DIV4,
|
|
CLK_SD1_DIV4,
|
|
|
|
/* Module Clocks */
|
|
MOD_CLK_BASE,
|
|
};
|
|
|
|
/* Divider tables */
|
|
static const struct clk_div_table dtable_1_8[] = {
|
|
{0, 1},
|
|
{1, 2},
|
|
{2, 4},
|
|
{3, 8},
|
|
{0, 0},
|
|
};
|
|
|
|
static const struct clk_div_table dtable_1_32[] = {
|
|
{0, 1},
|
|
{1, 2},
|
|
{2, 4},
|
|
{3, 8},
|
|
{4, 32},
|
|
{0, 0},
|
|
};
|
|
|
|
/* Mux clock tables */
|
|
static const char * const sel_pll3_3[] = { ".pll3_533", ".pll3_400" };
|
|
static const char * const sel_pll6_2[] = { ".pll6_250", ".pll5_250" };
|
|
static const char * const sel_sdhi[] = { ".clk_533", ".clk_400", ".clk_266" };
|
|
|
|
static const u32 mtable_sdhi[] = { 1, 2, 3 };
|
|
|
|
static const struct cpg_core_clk r9a07g043_core_clks[] __initconst = {
|
|
/* External Clock Inputs */
|
|
DEF_INPUT("extal", CLK_EXTAL),
|
|
|
|
/* Internal Core Clocks */
|
|
DEF_FIXED(".osc", R9A07G043_OSCCLK, CLK_EXTAL, 1, 1),
|
|
DEF_FIXED(".osc_div1000", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000),
|
|
DEF_SAMPLL(".pll1", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)),
|
|
DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3),
|
|
DEF_FIXED(".pll2_div2", CLK_PLL2_DIV2, CLK_PLL2, 1, 2),
|
|
DEF_FIXED(".clk_800", CLK_PLL2_800, CLK_PLL2, 1, 2),
|
|
DEF_FIXED(".clk_533", CLK_PLL2_SDHI_533, CLK_PLL2, 1, 3),
|
|
DEF_FIXED(".clk_400", CLK_PLL2_SDHI_400, CLK_PLL2_800, 1, 2),
|
|
DEF_FIXED(".clk_266", CLK_PLL2_SDHI_266, CLK_PLL2_SDHI_533, 1, 2),
|
|
DEF_FIXED(".pll2_div2_8", CLK_PLL2_DIV2_8, CLK_PLL2_DIV2, 1, 8),
|
|
DEF_FIXED(".pll2_div2_10", CLK_PLL2_DIV2_10, CLK_PLL2_DIV2, 1, 10),
|
|
DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3),
|
|
DEF_FIXED(".pll3_div2", CLK_PLL3_DIV2, CLK_PLL3, 1, 2),
|
|
DEF_FIXED(".pll3_div2_4", CLK_PLL3_DIV2_4, CLK_PLL3_DIV2, 1, 4),
|
|
DEF_FIXED(".pll3_div2_4_2", CLK_PLL3_DIV2_4_2, CLK_PLL3_DIV2_4, 1, 2),
|
|
DEF_FIXED(".pll3_400", CLK_PLL3_400, CLK_PLL3, 1, 4),
|
|
DEF_FIXED(".pll3_533", CLK_PLL3_533, CLK_PLL3, 1, 3),
|
|
DEF_MUX_RO(".sel_pll3_3", CLK_SEL_PLL3_3, SEL_PLL3_3, sel_pll3_3),
|
|
DEF_DIV("divpl3c", CLK_DIV_PLL3_C, CLK_SEL_PLL3_3, DIVPL3C, dtable_1_32),
|
|
#ifdef CONFIG_ARM64
|
|
DEF_FIXED(".pll5", CLK_PLL5, CLK_EXTAL, 125, 1),
|
|
DEF_FIXED(".pll5_500", CLK_PLL5_500, CLK_PLL5, 1, 6),
|
|
DEF_FIXED(".pll5_250", CLK_PLL5_250, CLK_PLL5_500, 1, 2),
|
|
#endif
|
|
DEF_FIXED(".pll6", CLK_PLL6, CLK_EXTAL, 125, 6),
|
|
DEF_FIXED(".pll6_250", CLK_PLL6_250, CLK_PLL6, 1, 2),
|
|
|
|
/* Core output clk */
|
|
DEF_DIV("I", R9A07G043_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8),
|
|
DEF_DIV("P0", R9A07G043_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, dtable_1_32),
|
|
DEF_FIXED("P0_DIV2", R9A07G043_CLK_P0_DIV2, R9A07G043_CLK_P0, 1, 2),
|
|
DEF_FIXED("TSU", R9A07G043_CLK_TSU, CLK_PLL2_DIV2_10, 1, 1),
|
|
DEF_DIV("P1", R9A07G043_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3B, dtable_1_32),
|
|
DEF_FIXED("P1_DIV2", CLK_P1_DIV2, R9A07G043_CLK_P1, 1, 2),
|
|
DEF_DIV("P2", R9A07G043_CLK_P2, CLK_PLL3_DIV2_4_2, DIVPL3A, dtable_1_32),
|
|
DEF_FIXED("M0", R9A07G043_CLK_M0, CLK_PLL3_DIV2_4, 1, 1),
|
|
DEF_FIXED("ZT", R9A07G043_CLK_ZT, CLK_PLL3_DIV2_4_2, 1, 1),
|
|
DEF_MUX("HP", R9A07G043_CLK_HP, SEL_PLL6_2, sel_pll6_2),
|
|
DEF_FIXED("SPI0", R9A07G043_CLK_SPI0, CLK_DIV_PLL3_C, 1, 2),
|
|
DEF_FIXED("SPI1", R9A07G043_CLK_SPI1, CLK_DIV_PLL3_C, 1, 4),
|
|
DEF_SD_MUX("SD0", R9A07G043_CLK_SD0, SEL_SDHI0, SEL_SDHI0_STS, sel_sdhi,
|
|
mtable_sdhi, 0, rzg2l_cpg_sd_clk_mux_notifier),
|
|
DEF_SD_MUX("SD1", R9A07G043_CLK_SD1, SEL_SDHI1, SEL_SDHI1_STS, sel_sdhi,
|
|
mtable_sdhi, 0, rzg2l_cpg_sd_clk_mux_notifier),
|
|
DEF_FIXED("SD0_DIV4", CLK_SD0_DIV4, R9A07G043_CLK_SD0, 1, 4),
|
|
DEF_FIXED("SD1_DIV4", CLK_SD1_DIV4, R9A07G043_CLK_SD1, 1, 4),
|
|
#ifdef CONFIG_ARM64
|
|
DEF_FIXED("M2", R9A07G043_CLK_M2, CLK_PLL3_533, 1, 2),
|
|
DEF_FIXED("M2_DIV2", CLK_M2_DIV2, R9A07G043_CLK_M2, 1, 2),
|
|
#endif
|
|
};
|
|
|
|
static const struct rzg2l_mod_clk r9a07g043_mod_clks[] = {
|
|
#ifdef CONFIG_ARM64
|
|
DEF_MOD("gic", R9A07G043_GIC600_GICCLK, R9A07G043_CLK_P1,
|
|
0x514, 0),
|
|
DEF_MOD("ia55_pclk", R9A07G043_IA55_PCLK, R9A07G043_CLK_P2,
|
|
0x518, 0),
|
|
DEF_MOD("ia55_clk", R9A07G043_IA55_CLK, R9A07G043_CLK_P1,
|
|
0x518, 1),
|
|
#endif
|
|
#ifdef CONFIG_RISCV
|
|
DEF_MOD("iax45_pclk", R9A07G043_IAX45_PCLK, R9A07G043_CLK_P2,
|
|
0x518, 0),
|
|
DEF_MOD("iax45_clk", R9A07G043_IAX45_CLK, R9A07G043_CLK_P1,
|
|
0x518, 1),
|
|
#endif
|
|
DEF_MOD("dmac_aclk", R9A07G043_DMAC_ACLK, R9A07G043_CLK_P1,
|
|
0x52c, 0),
|
|
DEF_MOD("dmac_pclk", R9A07G043_DMAC_PCLK, CLK_P1_DIV2,
|
|
0x52c, 1),
|
|
DEF_MOD("ostm0_pclk", R9A07G043_OSTM0_PCLK, R9A07G043_CLK_P0,
|
|
0x534, 0),
|
|
DEF_MOD("ostm1_pclk", R9A07G043_OSTM1_PCLK, R9A07G043_CLK_P0,
|
|
0x534, 1),
|
|
DEF_MOD("ostm2_pclk", R9A07G043_OSTM2_PCLK, R9A07G043_CLK_P0,
|
|
0x534, 2),
|
|
DEF_MOD("mtu_x_mck", R9A07G043_MTU_X_MCK_MTU3, R9A07G043_CLK_P0,
|
|
0x538, 0),
|
|
DEF_MOD("wdt0_pclk", R9A07G043_WDT0_PCLK, R9A07G043_CLK_P0,
|
|
0x548, 0),
|
|
DEF_MOD("wdt0_clk", R9A07G043_WDT0_CLK, R9A07G043_OSCCLK,
|
|
0x548, 1),
|
|
DEF_MOD("spi_clk2", R9A07G043_SPI_CLK2, R9A07G043_CLK_SPI1,
|
|
0x550, 0),
|
|
DEF_MOD("spi_clk", R9A07G043_SPI_CLK, R9A07G043_CLK_SPI0,
|
|
0x550, 1),
|
|
DEF_MOD("sdhi0_imclk", R9A07G043_SDHI0_IMCLK, CLK_SD0_DIV4,
|
|
0x554, 0),
|
|
DEF_MOD("sdhi0_imclk2", R9A07G043_SDHI0_IMCLK2, CLK_SD0_DIV4,
|
|
0x554, 1),
|
|
DEF_MOD("sdhi0_clk_hs", R9A07G043_SDHI0_CLK_HS, R9A07G043_CLK_SD0,
|
|
0x554, 2),
|
|
DEF_MOD("sdhi0_aclk", R9A07G043_SDHI0_ACLK, R9A07G043_CLK_P1,
|
|
0x554, 3),
|
|
DEF_MOD("sdhi1_imclk", R9A07G043_SDHI1_IMCLK, CLK_SD1_DIV4,
|
|
0x554, 4),
|
|
DEF_MOD("sdhi1_imclk2", R9A07G043_SDHI1_IMCLK2, CLK_SD1_DIV4,
|
|
0x554, 5),
|
|
DEF_MOD("sdhi1_clk_hs", R9A07G043_SDHI1_CLK_HS, R9A07G043_CLK_SD1,
|
|
0x554, 6),
|
|
DEF_MOD("sdhi1_aclk", R9A07G043_SDHI1_ACLK, R9A07G043_CLK_P1,
|
|
0x554, 7),
|
|
#ifdef CONFIG_ARM64
|
|
DEF_MOD("cru_sysclk", R9A07G043_CRU_SYSCLK, CLK_M2_DIV2,
|
|
0x564, 0),
|
|
DEF_MOD("cru_vclk", R9A07G043_CRU_VCLK, R9A07G043_CLK_M2,
|
|
0x564, 1),
|
|
DEF_MOD("cru_pclk", R9A07G043_CRU_PCLK, R9A07G043_CLK_ZT,
|
|
0x564, 2),
|
|
DEF_MOD("cru_aclk", R9A07G043_CRU_ACLK, R9A07G043_CLK_M0,
|
|
0x564, 3),
|
|
#endif
|
|
DEF_MOD("ssi0_pclk", R9A07G043_SSI0_PCLK2, R9A07G043_CLK_P0,
|
|
0x570, 0),
|
|
DEF_MOD("ssi0_sfr", R9A07G043_SSI0_PCLK_SFR, R9A07G043_CLK_P0,
|
|
0x570, 1),
|
|
DEF_MOD("ssi1_pclk", R9A07G043_SSI1_PCLK2, R9A07G043_CLK_P0,
|
|
0x570, 2),
|
|
DEF_MOD("ssi1_sfr", R9A07G043_SSI1_PCLK_SFR, R9A07G043_CLK_P0,
|
|
0x570, 3),
|
|
DEF_MOD("ssi2_pclk", R9A07G043_SSI2_PCLK2, R9A07G043_CLK_P0,
|
|
0x570, 4),
|
|
DEF_MOD("ssi2_sfr", R9A07G043_SSI2_PCLK_SFR, R9A07G043_CLK_P0,
|
|
0x570, 5),
|
|
DEF_MOD("ssi3_pclk", R9A07G043_SSI3_PCLK2, R9A07G043_CLK_P0,
|
|
0x570, 6),
|
|
DEF_MOD("ssi3_sfr", R9A07G043_SSI3_PCLK_SFR, R9A07G043_CLK_P0,
|
|
0x570, 7),
|
|
DEF_MOD("usb0_host", R9A07G043_USB_U2H0_HCLK, R9A07G043_CLK_P1,
|
|
0x578, 0),
|
|
DEF_MOD("usb1_host", R9A07G043_USB_U2H1_HCLK, R9A07G043_CLK_P1,
|
|
0x578, 1),
|
|
DEF_MOD("usb0_func", R9A07G043_USB_U2P_EXR_CPUCLK, R9A07G043_CLK_P1,
|
|
0x578, 2),
|
|
DEF_MOD("usb_pclk", R9A07G043_USB_PCLK, R9A07G043_CLK_P1,
|
|
0x578, 3),
|
|
DEF_COUPLED("eth0_axi", R9A07G043_ETH0_CLK_AXI, R9A07G043_CLK_M0,
|
|
0x57c, 0),
|
|
DEF_COUPLED("eth0_chi", R9A07G043_ETH0_CLK_CHI, R9A07G043_CLK_ZT,
|
|
0x57c, 0),
|
|
DEF_COUPLED("eth1_axi", R9A07G043_ETH1_CLK_AXI, R9A07G043_CLK_M0,
|
|
0x57c, 1),
|
|
DEF_COUPLED("eth1_chi", R9A07G043_ETH1_CLK_CHI, R9A07G043_CLK_ZT,
|
|
0x57c, 1),
|
|
DEF_MOD("i2c0", R9A07G043_I2C0_PCLK, R9A07G043_CLK_P0,
|
|
0x580, 0),
|
|
DEF_MOD("i2c1", R9A07G043_I2C1_PCLK, R9A07G043_CLK_P0,
|
|
0x580, 1),
|
|
DEF_MOD("i2c2", R9A07G043_I2C2_PCLK, R9A07G043_CLK_P0,
|
|
0x580, 2),
|
|
DEF_MOD("i2c3", R9A07G043_I2C3_PCLK, R9A07G043_CLK_P0,
|
|
0x580, 3),
|
|
DEF_MOD("scif0", R9A07G043_SCIF0_CLK_PCK, R9A07G043_CLK_P0,
|
|
0x584, 0),
|
|
DEF_MOD("scif1", R9A07G043_SCIF1_CLK_PCK, R9A07G043_CLK_P0,
|
|
0x584, 1),
|
|
DEF_MOD("scif2", R9A07G043_SCIF2_CLK_PCK, R9A07G043_CLK_P0,
|
|
0x584, 2),
|
|
DEF_MOD("scif3", R9A07G043_SCIF3_CLK_PCK, R9A07G043_CLK_P0,
|
|
0x584, 3),
|
|
DEF_MOD("scif4", R9A07G043_SCIF4_CLK_PCK, R9A07G043_CLK_P0,
|
|
0x584, 4),
|
|
DEF_MOD("sci0", R9A07G043_SCI0_CLKP, R9A07G043_CLK_P0,
|
|
0x588, 0),
|
|
DEF_MOD("sci1", R9A07G043_SCI1_CLKP, R9A07G043_CLK_P0,
|
|
0x588, 1),
|
|
DEF_MOD("rspi0", R9A07G043_RSPI0_CLKB, R9A07G043_CLK_P0,
|
|
0x590, 0),
|
|
DEF_MOD("rspi1", R9A07G043_RSPI1_CLKB, R9A07G043_CLK_P0,
|
|
0x590, 1),
|
|
DEF_MOD("rspi2", R9A07G043_RSPI2_CLKB, R9A07G043_CLK_P0,
|
|
0x590, 2),
|
|
DEF_MOD("canfd", R9A07G043_CANFD_PCLK, R9A07G043_CLK_P0,
|
|
0x594, 0),
|
|
DEF_MOD("gpio", R9A07G043_GPIO_HCLK, R9A07G043_OSCCLK,
|
|
0x598, 0),
|
|
DEF_MOD("adc_adclk", R9A07G043_ADC_ADCLK, R9A07G043_CLK_TSU,
|
|
0x5a8, 0),
|
|
DEF_MOD("adc_pclk", R9A07G043_ADC_PCLK, R9A07G043_CLK_P0,
|
|
0x5a8, 1),
|
|
DEF_MOD("tsu_pclk", R9A07G043_TSU_PCLK, R9A07G043_CLK_TSU,
|
|
0x5ac, 0),
|
|
#ifdef CONFIG_RISCV
|
|
DEF_MOD("nceplic_aclk", R9A07G043_NCEPLIC_ACLK, R9A07G043_CLK_P1,
|
|
0x608, 0),
|
|
#endif
|
|
};
|
|
|
|
static const struct rzg2l_reset r9a07g043_resets[] = {
|
|
#ifdef CONFIG_ARM64
|
|
DEF_RST(R9A07G043_GIC600_GICRESET_N, 0x814, 0),
|
|
DEF_RST(R9A07G043_GIC600_DBG_GICRESET_N, 0x814, 1),
|
|
DEF_RST(R9A07G043_IA55_RESETN, 0x818, 0),
|
|
#endif
|
|
#ifdef CONFIG_RISCV
|
|
DEF_RST(R9A07G043_IAX45_RESETN, 0x818, 0),
|
|
#endif
|
|
DEF_RST(R9A07G043_DMAC_ARESETN, 0x82c, 0),
|
|
DEF_RST(R9A07G043_DMAC_RST_ASYNC, 0x82c, 1),
|
|
DEF_RST(R9A07G043_OSTM0_PRESETZ, 0x834, 0),
|
|
DEF_RST(R9A07G043_OSTM1_PRESETZ, 0x834, 1),
|
|
DEF_RST(R9A07G043_OSTM2_PRESETZ, 0x834, 2),
|
|
DEF_RST(R9A07G043_MTU_X_PRESET_MTU3, 0x838, 0),
|
|
DEF_RST(R9A07G043_WDT0_PRESETN, 0x848, 0),
|
|
DEF_RST(R9A07G043_SPI_RST, 0x850, 0),
|
|
DEF_RST(R9A07G043_SDHI0_IXRST, 0x854, 0),
|
|
DEF_RST(R9A07G043_SDHI1_IXRST, 0x854, 1),
|
|
#ifdef CONFIG_ARM64
|
|
DEF_RST(R9A07G043_CRU_CMN_RSTB, 0x864, 0),
|
|
DEF_RST(R9A07G043_CRU_PRESETN, 0x864, 1),
|
|
DEF_RST(R9A07G043_CRU_ARESETN, 0x864, 2),
|
|
#endif
|
|
DEF_RST(R9A07G043_SSI0_RST_M2_REG, 0x870, 0),
|
|
DEF_RST(R9A07G043_SSI1_RST_M2_REG, 0x870, 1),
|
|
DEF_RST(R9A07G043_SSI2_RST_M2_REG, 0x870, 2),
|
|
DEF_RST(R9A07G043_SSI3_RST_M2_REG, 0x870, 3),
|
|
DEF_RST(R9A07G043_USB_U2H0_HRESETN, 0x878, 0),
|
|
DEF_RST(R9A07G043_USB_U2H1_HRESETN, 0x878, 1),
|
|
DEF_RST(R9A07G043_USB_U2P_EXL_SYSRST, 0x878, 2),
|
|
DEF_RST(R9A07G043_USB_PRESETN, 0x878, 3),
|
|
DEF_RST(R9A07G043_ETH0_RST_HW_N, 0x87c, 0),
|
|
DEF_RST(R9A07G043_ETH1_RST_HW_N, 0x87c, 1),
|
|
DEF_RST(R9A07G043_I2C0_MRST, 0x880, 0),
|
|
DEF_RST(R9A07G043_I2C1_MRST, 0x880, 1),
|
|
DEF_RST(R9A07G043_I2C2_MRST, 0x880, 2),
|
|
DEF_RST(R9A07G043_I2C3_MRST, 0x880, 3),
|
|
DEF_RST(R9A07G043_SCIF0_RST_SYSTEM_N, 0x884, 0),
|
|
DEF_RST(R9A07G043_SCIF1_RST_SYSTEM_N, 0x884, 1),
|
|
DEF_RST(R9A07G043_SCIF2_RST_SYSTEM_N, 0x884, 2),
|
|
DEF_RST(R9A07G043_SCIF3_RST_SYSTEM_N, 0x884, 3),
|
|
DEF_RST(R9A07G043_SCIF4_RST_SYSTEM_N, 0x884, 4),
|
|
DEF_RST(R9A07G043_SCI0_RST, 0x888, 0),
|
|
DEF_RST(R9A07G043_SCI1_RST, 0x888, 1),
|
|
DEF_RST(R9A07G043_RSPI0_RST, 0x890, 0),
|
|
DEF_RST(R9A07G043_RSPI1_RST, 0x890, 1),
|
|
DEF_RST(R9A07G043_RSPI2_RST, 0x890, 2),
|
|
DEF_RST(R9A07G043_CANFD_RSTP_N, 0x894, 0),
|
|
DEF_RST(R9A07G043_CANFD_RSTC_N, 0x894, 1),
|
|
DEF_RST(R9A07G043_GPIO_RSTN, 0x898, 0),
|
|
DEF_RST(R9A07G043_GPIO_PORT_RESETN, 0x898, 1),
|
|
DEF_RST(R9A07G043_GPIO_SPARE_RESETN, 0x898, 2),
|
|
DEF_RST(R9A07G043_ADC_PRESETN, 0x8a8, 0),
|
|
DEF_RST(R9A07G043_ADC_ADRST_N, 0x8a8, 1),
|
|
DEF_RST(R9A07G043_TSU_PRESETN, 0x8ac, 0),
|
|
#ifdef CONFIG_RISCV
|
|
DEF_RST(R9A07G043_NCEPLIC_ARESETN, 0x908, 0),
|
|
#endif
|
|
|
|
};
|
|
|
|
static const unsigned int r9a07g043_crit_mod_clks[] __initconst = {
|
|
#ifdef CONFIG_ARM64
|
|
MOD_CLK_BASE + R9A07G043_GIC600_GICCLK,
|
|
MOD_CLK_BASE + R9A07G043_IA55_CLK,
|
|
#endif
|
|
#ifdef CONFIG_RISCV
|
|
MOD_CLK_BASE + R9A07G043_IAX45_CLK,
|
|
MOD_CLK_BASE + R9A07G043_NCEPLIC_ACLK,
|
|
#endif
|
|
MOD_CLK_BASE + R9A07G043_DMAC_ACLK,
|
|
};
|
|
|
|
#ifdef CONFIG_ARM64
|
|
static const unsigned int r9a07g043_no_pm_mod_clks[] = {
|
|
MOD_CLK_BASE + R9A07G043_CRU_SYSCLK,
|
|
MOD_CLK_BASE + R9A07G043_CRU_VCLK,
|
|
};
|
|
#endif
|
|
|
|
const struct rzg2l_cpg_info r9a07g043_cpg_info = {
|
|
/* Core Clocks */
|
|
.core_clks = r9a07g043_core_clks,
|
|
.num_core_clks = ARRAY_SIZE(r9a07g043_core_clks),
|
|
.last_dt_core_clk = LAST_DT_CORE_CLK,
|
|
.num_total_core_clks = MOD_CLK_BASE,
|
|
|
|
/* Critical Module Clocks */
|
|
.crit_mod_clks = r9a07g043_crit_mod_clks,
|
|
.num_crit_mod_clks = ARRAY_SIZE(r9a07g043_crit_mod_clks),
|
|
|
|
/* Module Clocks */
|
|
.mod_clks = r9a07g043_mod_clks,
|
|
.num_mod_clks = ARRAY_SIZE(r9a07g043_mod_clks),
|
|
#ifdef CONFIG_ARM64
|
|
.num_hw_mod_clks = R9A07G043_TSU_PCLK + 1,
|
|
|
|
/* No PM Module Clocks */
|
|
.no_pm_mod_clks = r9a07g043_no_pm_mod_clks,
|
|
.num_no_pm_mod_clks = ARRAY_SIZE(r9a07g043_no_pm_mod_clks),
|
|
#endif
|
|
#ifdef CONFIG_RISCV
|
|
.num_hw_mod_clks = R9A07G043_IAX45_PCLK + 1,
|
|
#endif
|
|
|
|
/* Resets */
|
|
.resets = r9a07g043_resets,
|
|
#ifdef CONFIG_ARM64
|
|
.num_resets = R9A07G043_TSU_PRESETN + 1, /* Last reset ID + 1 */
|
|
#endif
|
|
#ifdef CONFIG_RISCV
|
|
.num_resets = R9A07G043_IAX45_RESETN + 1, /* Last reset ID + 1 */
|
|
#endif
|
|
|
|
.has_clk_mon_regs = true,
|
|
};
|