mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-11 21:38:32 +08:00
242b1d7133
The memory controller on Tegra132 is very similar to the one found on Tegra124. But the Denver CPUs don't have an outer cache, so dcache maintenance is done slightly differently. Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
---|---|---|
.. | ||
tegra | ||
atmel-sdramc.c | ||
emif.c | ||
emif.h | ||
fsl_ifc.c | ||
fsl-corenet-cf.c | ||
jz4780-nemc.c | ||
Kconfig | ||
Makefile | ||
mvebu-devbus.c | ||
of_memory.c | ||
of_memory.h | ||
omap-gpmc.c | ||
tegra20-mc.c | ||
ti-aemif.c |