mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-28 05:24:47 +08:00
297b9cebd2
Add support for using the caam/jr backend on DPAA2-based SoCs. These have some particularities we have to account for: -HW S/G format is different -Management Complex (MC) firmware initializes / manages (partially) the CAAM block: MCFGR, QI enablement in QICTL, RNG Signed-off-by: Horia Geantă <horia.geanta@nxp.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
83 lines
2.0 KiB
C
83 lines
2.0 KiB
C
/*
|
|
* CAAM/SEC 4.x functions for using scatterlists in caam driver
|
|
*
|
|
* Copyright 2008-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
*/
|
|
|
|
#ifndef _SG_SW_SEC4_H_
|
|
#define _SG_SW_SEC4_H_
|
|
|
|
#include "ctrl.h"
|
|
#include "regs.h"
|
|
#include "sg_sw_qm2.h"
|
|
#include "../../../drivers/staging/fsl-mc/include/dpaa2-fd.h"
|
|
|
|
struct sec4_sg_entry {
|
|
u64 ptr;
|
|
u32 len;
|
|
u32 bpid_offset;
|
|
};
|
|
|
|
/*
|
|
* convert single dma address to h/w link table format
|
|
*/
|
|
static inline void dma_to_sec4_sg_one(struct sec4_sg_entry *sec4_sg_ptr,
|
|
dma_addr_t dma, u32 len, u16 offset)
|
|
{
|
|
if (caam_dpaa2) {
|
|
dma_to_qm_sg_one((struct dpaa2_sg_entry *)sec4_sg_ptr, dma, len,
|
|
offset);
|
|
} else {
|
|
sec4_sg_ptr->ptr = cpu_to_caam_dma64(dma);
|
|
sec4_sg_ptr->len = cpu_to_caam32(len);
|
|
sec4_sg_ptr->bpid_offset = cpu_to_caam32(offset &
|
|
SEC4_SG_OFFSET_MASK);
|
|
}
|
|
#ifdef DEBUG
|
|
print_hex_dump(KERN_ERR, "sec4_sg_ptr@: ",
|
|
DUMP_PREFIX_ADDRESS, 16, 4, sec4_sg_ptr,
|
|
sizeof(struct sec4_sg_entry), 1);
|
|
#endif
|
|
}
|
|
|
|
/*
|
|
* convert scatterlist to h/w link table format
|
|
* but does not have final bit; instead, returns last entry
|
|
*/
|
|
static inline struct sec4_sg_entry *
|
|
sg_to_sec4_sg(struct scatterlist *sg, int sg_count,
|
|
struct sec4_sg_entry *sec4_sg_ptr, u16 offset)
|
|
{
|
|
while (sg_count) {
|
|
dma_to_sec4_sg_one(sec4_sg_ptr, sg_dma_address(sg),
|
|
sg_dma_len(sg), offset);
|
|
sec4_sg_ptr++;
|
|
sg = sg_next(sg);
|
|
sg_count--;
|
|
}
|
|
return sec4_sg_ptr - 1;
|
|
}
|
|
|
|
static inline void sg_to_sec4_set_last(struct sec4_sg_entry *sec4_sg_ptr)
|
|
{
|
|
if (caam_dpaa2)
|
|
dpaa2_sg_set_final((struct dpaa2_sg_entry *)sec4_sg_ptr, true);
|
|
else
|
|
sec4_sg_ptr->len |= cpu_to_caam32(SEC4_SG_LEN_FIN);
|
|
}
|
|
|
|
/*
|
|
* convert scatterlist to h/w link table format
|
|
* scatterlist must have been previously dma mapped
|
|
*/
|
|
static inline void sg_to_sec4_sg_last(struct scatterlist *sg, int sg_count,
|
|
struct sec4_sg_entry *sec4_sg_ptr,
|
|
u16 offset)
|
|
{
|
|
sec4_sg_ptr = sg_to_sec4_sg(sg, sg_count, sec4_sg_ptr, offset);
|
|
sg_to_sec4_set_last(sec4_sg_ptr);
|
|
}
|
|
|
|
#endif /* _SG_SW_SEC4_H_ */
|