mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-18 01:34:14 +08:00
f793e45494
Add device tree bindings for graphics clock controller for Qualcomm Technology Inc's SM8150 SoCs. Signed-off-by: Jonathan Marek <jonathan@marek.ca> Tested-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20200709135251.643-8-jonathan@marek.ca Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
34 lines
840 B
C
34 lines
840 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8150_H
|
|
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8150_H
|
|
|
|
/* GPU_CC clock registers */
|
|
#define GPU_CC_AHB_CLK 0
|
|
#define GPU_CC_CRC_AHB_CLK 1
|
|
#define GPU_CC_CX_APB_CLK 2
|
|
#define GPU_CC_CX_GMU_CLK 3
|
|
#define GPU_CC_CX_SNOC_DVM_CLK 4
|
|
#define GPU_CC_CXO_AON_CLK 5
|
|
#define GPU_CC_CXO_CLK 6
|
|
#define GPU_CC_GMU_CLK_SRC 7
|
|
#define GPU_CC_GX_GMU_CLK 8
|
|
#define GPU_CC_PLL1 9
|
|
|
|
/* GPU_CC Resets */
|
|
#define GPUCC_GPU_CC_CX_BCR 0
|
|
#define GPUCC_GPU_CC_GFX3D_AON_BCR 1
|
|
#define GPUCC_GPU_CC_GMU_BCR 2
|
|
#define GPUCC_GPU_CC_GX_BCR 3
|
|
#define GPUCC_GPU_CC_SPDM_BCR 4
|
|
#define GPUCC_GPU_CC_XO_BCR 5
|
|
|
|
/* GPU_CC GDSCRs */
|
|
#define GPU_CX_GDSC 0
|
|
#define GPU_GX_GDSC 1
|
|
|
|
#endif
|