mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-04 01:24:12 +08:00
1ddc96bd42
Add perf_event_mips_regs/perf_reg_value/perf_reg_validate to support features HAVE_PERF_REGS/HAVE_PERF_USER_STACK_DUMP in kernel. [ayan@wavecomp.com: Repick this patch for unwinding userstack backtrace by perf and libunwind on MIPS based CPU.] [ralf@linux-mips.org: Add perf_get_regs_user() which is required after 'commit88a7c26af8
("perf: Move task_pt_regs sampling into arch code")'.] [yangtiezhu@loongson.cn: Fix build error about perf_get_regs_user() after commit76a4efa809
("perf/arch: Remove perf_sample_data::regs_user_copy"), and also separate the original patches into two parts (MIPS kernel and perf tools) to merge easily.] The original patches: https://lore.kernel.org/patchwork/patch/1126521/ https://lore.kernel.org/patchwork/patch/1126520/ Signed-off-by: David Daney <david.daney@cavium.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org> Signed-off-by: Archer Yan <ayan@wavecomp.com> Signed-off-by: Tiezhu Yang <yangtiezhu@loongson.cn> Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
41 lines
864 B
C
41 lines
864 B
C
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
|
|
#ifndef _ASM_MIPS_PERF_REGS_H
|
|
#define _ASM_MIPS_PERF_REGS_H
|
|
|
|
enum perf_event_mips_regs {
|
|
PERF_REG_MIPS_PC,
|
|
PERF_REG_MIPS_R1,
|
|
PERF_REG_MIPS_R2,
|
|
PERF_REG_MIPS_R3,
|
|
PERF_REG_MIPS_R4,
|
|
PERF_REG_MIPS_R5,
|
|
PERF_REG_MIPS_R6,
|
|
PERF_REG_MIPS_R7,
|
|
PERF_REG_MIPS_R8,
|
|
PERF_REG_MIPS_R9,
|
|
PERF_REG_MIPS_R10,
|
|
PERF_REG_MIPS_R11,
|
|
PERF_REG_MIPS_R12,
|
|
PERF_REG_MIPS_R13,
|
|
PERF_REG_MIPS_R14,
|
|
PERF_REG_MIPS_R15,
|
|
PERF_REG_MIPS_R16,
|
|
PERF_REG_MIPS_R17,
|
|
PERF_REG_MIPS_R18,
|
|
PERF_REG_MIPS_R19,
|
|
PERF_REG_MIPS_R20,
|
|
PERF_REG_MIPS_R21,
|
|
PERF_REG_MIPS_R22,
|
|
PERF_REG_MIPS_R23,
|
|
PERF_REG_MIPS_R24,
|
|
PERF_REG_MIPS_R25,
|
|
PERF_REG_MIPS_R26,
|
|
PERF_REG_MIPS_R27,
|
|
PERF_REG_MIPS_R28,
|
|
PERF_REG_MIPS_R29,
|
|
PERF_REG_MIPS_R30,
|
|
PERF_REG_MIPS_R31,
|
|
PERF_REG_MIPS_MAX = PERF_REG_MIPS_R31 + 1,
|
|
};
|
|
#endif /* _ASM_MIPS_PERF_REGS_H */
|