mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-27 13:05:03 +08:00
4faf686763
Add support for S3C6400 SDHCI channels 0 and 1, making the GPIO code common to both S3C6400 and S3C6410. Signed-off-by: Ben Dooks <ben-linux@fluff.org>
56 lines
1.5 KiB
C
56 lines
1.5 KiB
C
/* linux/arch/arm/plat-s3c64xx/setup-sdhci-gpio.c
|
|
*
|
|
* Copyright 2008 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* S3C64XX - Helper functions for setting up SDHCI device(s) GPIO (HSMMC)
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <mach/gpio.h>
|
|
#include <plat/gpio-cfg.h>
|
|
|
|
void s3c64xx_setup_sdhci0_cfg_gpio(struct platform_device *dev, int width)
|
|
{
|
|
unsigned int gpio;
|
|
unsigned int end;
|
|
|
|
end = S3C64XX_GPG(2 + width);
|
|
|
|
/* Set all the necessary GPG pins to special-function 0 */
|
|
for (gpio = S3C64XX_GPG(0); gpio < end; gpio++) {
|
|
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
|
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
|
}
|
|
|
|
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
|
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(2));
|
|
}
|
|
|
|
void s3c64xx_setup_sdhci1_cfg_gpio(struct platform_device *dev, int width)
|
|
{
|
|
unsigned int gpio;
|
|
unsigned int end;
|
|
|
|
end = S3C64XX_GPH(2 + width);
|
|
|
|
/* Set all the necessary GPG pins to special-function 0 */
|
|
for (gpio = S3C64XX_GPH(0); gpio < end; gpio++) {
|
|
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
|
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
|
}
|
|
|
|
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
|
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(3));
|
|
}
|