mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-20 09:34:44 +08:00
19b8d43887
Right now some bits of the gate type clk code are in clk-gate.[ch], but other bits are in clk-mtk.[ch]. This is different from the cpumux and mux type clks, for which all of the code are found in the same files. Move the functions that register multiple clks from a given list, mtk_clk_register_gates_with_dev() and mtk_clk_register_gates(), to clk-gate.[ch] to consolidate all the code for the gate type clks. This commit only moves code with minor whitespace fixups to correct the code style. Further improvements, such as internalizing various functions and structures will be done in later commits. Signed-off-by: Chen-Yu Tsai <wenst@chromium.org> Reviewed-by: Miles Chen <miles.chen@mediatek.com> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Link: https://lore.kernel.org/r/20220208124034.414635-3-wenst@chromium.org Reviewed-by: Chun-Jie Chen <chun-jie.chen@mediatek.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
280 lines
5.9 KiB
C
280 lines
5.9 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2014 MediaTek Inc.
|
|
* Author: James Liao <jamesjj.liao@mediatek.com>
|
|
*/
|
|
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/err.h>
|
|
#include <linux/io.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/clkdev.h>
|
|
#include <linux/module.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/device.h>
|
|
#include <linux/of_device.h>
|
|
|
|
#include "clk-mtk.h"
|
|
#include "clk-gate.h"
|
|
|
|
struct clk_onecell_data *mtk_alloc_clk_data(unsigned int clk_num)
|
|
{
|
|
int i;
|
|
struct clk_onecell_data *clk_data;
|
|
|
|
clk_data = kzalloc(sizeof(*clk_data), GFP_KERNEL);
|
|
if (!clk_data)
|
|
return NULL;
|
|
|
|
clk_data->clks = kcalloc(clk_num, sizeof(*clk_data->clks), GFP_KERNEL);
|
|
if (!clk_data->clks)
|
|
goto err_out;
|
|
|
|
clk_data->clk_num = clk_num;
|
|
|
|
for (i = 0; i < clk_num; i++)
|
|
clk_data->clks[i] = ERR_PTR(-ENOENT);
|
|
|
|
return clk_data;
|
|
err_out:
|
|
kfree(clk_data);
|
|
|
|
return NULL;
|
|
}
|
|
EXPORT_SYMBOL_GPL(mtk_alloc_clk_data);
|
|
|
|
void mtk_free_clk_data(struct clk_onecell_data *clk_data)
|
|
{
|
|
if (!clk_data)
|
|
return;
|
|
|
|
kfree(clk_data->clks);
|
|
kfree(clk_data);
|
|
}
|
|
|
|
void mtk_clk_register_fixed_clks(const struct mtk_fixed_clk *clks,
|
|
int num, struct clk_onecell_data *clk_data)
|
|
{
|
|
int i;
|
|
struct clk *clk;
|
|
|
|
for (i = 0; i < num; i++) {
|
|
const struct mtk_fixed_clk *rc = &clks[i];
|
|
|
|
if (clk_data && !IS_ERR_OR_NULL(clk_data->clks[rc->id]))
|
|
continue;
|
|
|
|
clk = clk_register_fixed_rate(NULL, rc->name, rc->parent, 0,
|
|
rc->rate);
|
|
|
|
if (IS_ERR(clk)) {
|
|
pr_err("Failed to register clk %s: %pe\n", rc->name, clk);
|
|
continue;
|
|
}
|
|
|
|
if (clk_data)
|
|
clk_data->clks[rc->id] = clk;
|
|
}
|
|
}
|
|
EXPORT_SYMBOL_GPL(mtk_clk_register_fixed_clks);
|
|
|
|
void mtk_clk_register_factors(const struct mtk_fixed_factor *clks,
|
|
int num, struct clk_onecell_data *clk_data)
|
|
{
|
|
int i;
|
|
struct clk *clk;
|
|
|
|
for (i = 0; i < num; i++) {
|
|
const struct mtk_fixed_factor *ff = &clks[i];
|
|
|
|
if (clk_data && !IS_ERR_OR_NULL(clk_data->clks[ff->id]))
|
|
continue;
|
|
|
|
clk = clk_register_fixed_factor(NULL, ff->name, ff->parent_name,
|
|
CLK_SET_RATE_PARENT, ff->mult, ff->div);
|
|
|
|
if (IS_ERR(clk)) {
|
|
pr_err("Failed to register clk %s: %pe\n", ff->name, clk);
|
|
continue;
|
|
}
|
|
|
|
if (clk_data)
|
|
clk_data->clks[ff->id] = clk;
|
|
}
|
|
}
|
|
EXPORT_SYMBOL_GPL(mtk_clk_register_factors);
|
|
|
|
struct clk *mtk_clk_register_composite(const struct mtk_composite *mc,
|
|
void __iomem *base, spinlock_t *lock)
|
|
{
|
|
struct clk *clk;
|
|
struct clk_mux *mux = NULL;
|
|
struct clk_gate *gate = NULL;
|
|
struct clk_divider *div = NULL;
|
|
struct clk_hw *mux_hw = NULL, *gate_hw = NULL, *div_hw = NULL;
|
|
const struct clk_ops *mux_ops = NULL, *gate_ops = NULL, *div_ops = NULL;
|
|
const char * const *parent_names;
|
|
const char *parent;
|
|
int num_parents;
|
|
int ret;
|
|
|
|
if (mc->mux_shift >= 0) {
|
|
mux = kzalloc(sizeof(*mux), GFP_KERNEL);
|
|
if (!mux)
|
|
return ERR_PTR(-ENOMEM);
|
|
|
|
mux->reg = base + mc->mux_reg;
|
|
mux->mask = BIT(mc->mux_width) - 1;
|
|
mux->shift = mc->mux_shift;
|
|
mux->lock = lock;
|
|
mux->flags = mc->mux_flags;
|
|
mux_hw = &mux->hw;
|
|
mux_ops = &clk_mux_ops;
|
|
|
|
parent_names = mc->parent_names;
|
|
num_parents = mc->num_parents;
|
|
} else {
|
|
parent = mc->parent;
|
|
parent_names = &parent;
|
|
num_parents = 1;
|
|
}
|
|
|
|
if (mc->gate_shift >= 0) {
|
|
gate = kzalloc(sizeof(*gate), GFP_KERNEL);
|
|
if (!gate) {
|
|
ret = -ENOMEM;
|
|
goto err_out;
|
|
}
|
|
|
|
gate->reg = base + mc->gate_reg;
|
|
gate->bit_idx = mc->gate_shift;
|
|
gate->flags = CLK_GATE_SET_TO_DISABLE;
|
|
gate->lock = lock;
|
|
|
|
gate_hw = &gate->hw;
|
|
gate_ops = &clk_gate_ops;
|
|
}
|
|
|
|
if (mc->divider_shift >= 0) {
|
|
div = kzalloc(sizeof(*div), GFP_KERNEL);
|
|
if (!div) {
|
|
ret = -ENOMEM;
|
|
goto err_out;
|
|
}
|
|
|
|
div->reg = base + mc->divider_reg;
|
|
div->shift = mc->divider_shift;
|
|
div->width = mc->divider_width;
|
|
div->lock = lock;
|
|
|
|
div_hw = &div->hw;
|
|
div_ops = &clk_divider_ops;
|
|
}
|
|
|
|
clk = clk_register_composite(NULL, mc->name, parent_names, num_parents,
|
|
mux_hw, mux_ops,
|
|
div_hw, div_ops,
|
|
gate_hw, gate_ops,
|
|
mc->flags);
|
|
|
|
if (IS_ERR(clk)) {
|
|
ret = PTR_ERR(clk);
|
|
goto err_out;
|
|
}
|
|
|
|
return clk;
|
|
err_out:
|
|
kfree(div);
|
|
kfree(gate);
|
|
kfree(mux);
|
|
|
|
return ERR_PTR(ret);
|
|
}
|
|
|
|
void mtk_clk_register_composites(const struct mtk_composite *mcs,
|
|
int num, void __iomem *base, spinlock_t *lock,
|
|
struct clk_onecell_data *clk_data)
|
|
{
|
|
struct clk *clk;
|
|
int i;
|
|
|
|
for (i = 0; i < num; i++) {
|
|
const struct mtk_composite *mc = &mcs[i];
|
|
|
|
if (clk_data && !IS_ERR_OR_NULL(clk_data->clks[mc->id]))
|
|
continue;
|
|
|
|
clk = mtk_clk_register_composite(mc, base, lock);
|
|
|
|
if (IS_ERR(clk)) {
|
|
pr_err("Failed to register clk %s: %pe\n", mc->name, clk);
|
|
continue;
|
|
}
|
|
|
|
if (clk_data)
|
|
clk_data->clks[mc->id] = clk;
|
|
}
|
|
}
|
|
EXPORT_SYMBOL_GPL(mtk_clk_register_composites);
|
|
|
|
void mtk_clk_register_dividers(const struct mtk_clk_divider *mcds,
|
|
int num, void __iomem *base, spinlock_t *lock,
|
|
struct clk_onecell_data *clk_data)
|
|
{
|
|
struct clk *clk;
|
|
int i;
|
|
|
|
for (i = 0; i < num; i++) {
|
|
const struct mtk_clk_divider *mcd = &mcds[i];
|
|
|
|
if (clk_data && !IS_ERR_OR_NULL(clk_data->clks[mcd->id]))
|
|
continue;
|
|
|
|
clk = clk_register_divider(NULL, mcd->name, mcd->parent_name,
|
|
mcd->flags, base + mcd->div_reg, mcd->div_shift,
|
|
mcd->div_width, mcd->clk_divider_flags, lock);
|
|
|
|
if (IS_ERR(clk)) {
|
|
pr_err("Failed to register clk %s: %pe\n", mcd->name, clk);
|
|
continue;
|
|
}
|
|
|
|
if (clk_data)
|
|
clk_data->clks[mcd->id] = clk;
|
|
}
|
|
}
|
|
|
|
int mtk_clk_simple_probe(struct platform_device *pdev)
|
|
{
|
|
const struct mtk_clk_desc *mcd;
|
|
struct clk_onecell_data *clk_data;
|
|
struct device_node *node = pdev->dev.of_node;
|
|
int r;
|
|
|
|
mcd = of_device_get_match_data(&pdev->dev);
|
|
if (!mcd)
|
|
return -EINVAL;
|
|
|
|
clk_data = mtk_alloc_clk_data(mcd->num_clks);
|
|
if (!clk_data)
|
|
return -ENOMEM;
|
|
|
|
r = mtk_clk_register_gates(node, mcd->clks, mcd->num_clks, clk_data);
|
|
if (r)
|
|
goto free_data;
|
|
|
|
r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
|
if (r)
|
|
goto free_data;
|
|
|
|
return r;
|
|
|
|
free_data:
|
|
mtk_free_clk_data(clk_data);
|
|
return r;
|
|
}
|
|
|
|
MODULE_LICENSE("GPL");
|