mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-18 16:44:27 +08:00
5f70540273
The new SM8550 SoC bumps up the HW version of QMP phy to v6.20 for PCIE g4x2. Add the new PCS offsets in a dedicated header file. Signed-off-by: Abel Vesa <abel.vesa@linaro.org> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Link: https://lore.kernel.org/r/20230208180020.2761766-4-abel.vesa@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
19 lines
531 B
C
19 lines
531 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2023, Linaro Limited
|
|
*/
|
|
|
|
#ifndef QCOM_PHY_QMP_PCS_V6_20_H_
|
|
#define QCOM_PHY_QMP_PCS_V6_20_H_
|
|
|
|
/* Only for QMP V6_20 PHY - USB/PCIe PCS registers */
|
|
#define QPHY_V6_20_PCS_G3S2_PRE_GAIN 0x178
|
|
#define QPHY_V6_20_PCS_RX_SIGDET_LVL 0x190
|
|
#define QPHY_V6_20_PCS_COM_ELECIDLE_DLY_SEL 0x1b8
|
|
#define QPHY_V6_20_PCS_TX_RX_CONFIG1 0x1dc
|
|
#define QPHY_V6_20_PCS_TX_RX_CONFIG2 0x1e0
|
|
#define QPHY_V6_20_PCS_EQ_CONFIG4 0x1f8
|
|
#define QPHY_V6_20_PCS_EQ_CONFIG5 0x1fc
|
|
|
|
#endif
|