mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-26 12:34:41 +08:00
091b3e3127
commit7b21f329aeupstream. The fourth interrupt on SCIF variants with four interrupts (RZ/A1) is the Break interrupt, not the Transmit End interrupt (like on SCI(g)). Update the description and interrupt name to fix this. Fixes:384d00fae8("dt-bindings: serial: sh-sci: Convert to json-schema") Cc: stable <stable@kernel.org> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/719d1582e0ebbe3d674e3a48fc26295e1475a4c3.1679046394.git.geert+renesas@glider.be Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
184 lines
5.2 KiB
YAML
184 lines
5.2 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: "http://devicetree.org/schemas/serial/renesas,scif.yaml#"
|
|
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
|
|
|
|
title: Renesas Serial Communication Interface with FIFO (SCIF)
|
|
|
|
maintainers:
|
|
- Geert Uytterhoeven <geert+renesas@glider.be>
|
|
|
|
allOf:
|
|
- $ref: serial.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r7s72100 # RZ/A1H
|
|
- const: renesas,scif # generic SCIF compatible UART
|
|
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r7s9210 # RZ/A2
|
|
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r8a7778 # R-Car M1
|
|
- renesas,scif-r8a7779 # R-Car H1
|
|
- const: renesas,rcar-gen1-scif # R-Car Gen1
|
|
- const: renesas,scif # generic SCIF compatible UART
|
|
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r8a7742 # RZ/G1H
|
|
- renesas,scif-r8a7743 # RZ/G1M
|
|
- renesas,scif-r8a7744 # RZ/G1N
|
|
- renesas,scif-r8a7745 # RZ/G1E
|
|
- renesas,scif-r8a77470 # RZ/G1C
|
|
- renesas,scif-r8a7790 # R-Car H2
|
|
- renesas,scif-r8a7791 # R-Car M2-W
|
|
- renesas,scif-r8a7792 # R-Car V2H
|
|
- renesas,scif-r8a7793 # R-Car M2-N
|
|
- renesas,scif-r8a7794 # R-Car E2
|
|
- const: renesas,rcar-gen2-scif # R-Car Gen2 and RZ/G1
|
|
- const: renesas,scif # generic SCIF compatible UART
|
|
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r8a774a1 # RZ/G2M
|
|
- renesas,scif-r8a774b1 # RZ/G2N
|
|
- renesas,scif-r8a774c0 # RZ/G2E
|
|
- renesas,scif-r8a774e1 # RZ/G2H
|
|
- renesas,scif-r8a7795 # R-Car H3
|
|
- renesas,scif-r8a7796 # R-Car M3-W
|
|
- renesas,scif-r8a77961 # R-Car M3-W+
|
|
- renesas,scif-r8a77965 # R-Car M3-N
|
|
- renesas,scif-r8a77970 # R-Car V3M
|
|
- renesas,scif-r8a77980 # R-Car V3H
|
|
- renesas,scif-r8a77990 # R-Car E3
|
|
- renesas,scif-r8a77995 # R-Car D3
|
|
- renesas,scif-r8a779a0 # R-Car V3U
|
|
- const: renesas,rcar-gen3-scif # R-Car Gen3 and RZ/G2
|
|
- const: renesas,scif # generic SCIF compatible UART
|
|
|
|
- items:
|
|
- enum:
|
|
- renesas,scif-r9a07g044 # RZ/G2{L,LC}
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
oneOf:
|
|
- items:
|
|
- description: A combined interrupt
|
|
- items:
|
|
- description: Error interrupt
|
|
- description: Receive buffer full interrupt
|
|
- description: Transmit buffer empty interrupt
|
|
- description: Break interrupt
|
|
- items:
|
|
- description: Error interrupt
|
|
- description: Receive buffer full interrupt
|
|
- description: Transmit buffer empty interrupt
|
|
- description: Break interrupt
|
|
- description: Data Ready interrupt
|
|
- description: Transmit End interrupt
|
|
|
|
interrupt-names:
|
|
oneOf:
|
|
- items:
|
|
- const: eri
|
|
- const: rxi
|
|
- const: txi
|
|
- const: bri
|
|
- items:
|
|
- const: eri
|
|
- const: rxi
|
|
- const: txi
|
|
- const: bri
|
|
- const: dri
|
|
- const: tei
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 4
|
|
|
|
clock-names:
|
|
minItems: 1
|
|
maxItems: 4
|
|
items:
|
|
enum:
|
|
- fck # UART functional clock
|
|
- sck # optional external clock input
|
|
- brg_int # optional internal clock source for BRG frequency divider
|
|
- scif_clk # optional external clock source for BRG frequency divider
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
dmas:
|
|
minItems: 2
|
|
maxItems: 4
|
|
description:
|
|
Must contain a list of pairs of references to DMA specifiers, one for
|
|
transmission, and one for reception.
|
|
|
|
dma-names:
|
|
minItems: 2
|
|
maxItems: 4
|
|
items:
|
|
enum:
|
|
- tx
|
|
- rx
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
- power-domains
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- renesas,rcar-gen2-scif
|
|
- renesas,rcar-gen3-scif
|
|
then:
|
|
required:
|
|
- resets
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/r8a7791-cpg-mssr.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/power/r8a7791-sysc.h>
|
|
aliases {
|
|
serial0 = &scif0;
|
|
};
|
|
|
|
scif0: serial@e6e60000 {
|
|
compatible = "renesas,scif-r8a7791", "renesas,rcar-gen2-scif",
|
|
"renesas,scif";
|
|
reg = <0xe6e60000 64>;
|
|
interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpg CPG_MOD 721>, <&cpg CPG_CORE R8A7791_CLK_ZS>,
|
|
<&scif_clk>;
|
|
clock-names = "fck", "brg_int", "scif_clk";
|
|
dmas = <&dmac0 0x29>, <&dmac0 0x2a>, <&dmac1 0x29>, <&dmac1 0x2a>;
|
|
dma-names = "tx", "rx", "tx", "rx";
|
|
power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
|
|
resets = <&cpg 721>;
|
|
};
|