mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-28 05:24:47 +08:00
4f246ba30e
The OpenRISC architecture uses the device tree infrastructure for the platform description. This is currently limited to having a device tree built into the kernel, but work is underway within the OpenRISC project to define how this device tree blob should be passed into the kernel from an external resource. Patch contains a single example DTS file to go with the defconfig for or1ksim. Signed-off-by: Jonas Bonn <jonas@southpole.se> Cc: devicetree-discuss@lists.ozlabs.org Reviewed-by: Arnd Bergmann <arnd@arndb.de>
51 lines
982 B
Plaintext
51 lines
982 B
Plaintext
/dts-v1/;
|
|
/ {
|
|
compatible = "opencores,or1ksim";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-parent = <&pic>;
|
|
|
|
chosen {
|
|
bootargs = "console=uart,mmio,0x90000000,115200";
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x02000000>;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cpu@0 {
|
|
compatible = "opencores,or1200-rtlsvn481";
|
|
reg = <0>;
|
|
clock-frequency = <20000000>;
|
|
};
|
|
};
|
|
|
|
/*
|
|
* OR1K PIC is built into CPU and accessed via special purpose
|
|
* registers. It is not addressable and, hence, has no 'reg'
|
|
* property.
|
|
*/
|
|
pic: pic {
|
|
compatible = "opencores,or1k-pic";
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
serial0: serial@90000000 {
|
|
compatible = "opencores,uart16550-rtlsvn105", "ns16550a";
|
|
reg = <0x90000000 0x100>;
|
|
interrupts = <2>;
|
|
clock-frequency = <20000000>;
|
|
};
|
|
|
|
enet0: ethoc@92000000 {
|
|
compatible = "opencores,ethmac-rtlsvn338";
|
|
reg = <0x92000000 0x100>;
|
|
interrupts = <4>;
|
|
};
|
|
};
|