mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-04 17:44:14 +08:00
4cab5bf616
The driver now supports i.MX8MQ, so update bindings accordingly. Cc: p.zabel@pengutronix.de Cc: Fabio Estevam <fabio.estevam@nxp.com> Cc: cphealy@gmail.com Cc: l.stach@pengutronix.de Cc: Leonard Crestez <leonard.crestez@nxp.com> Cc: "A.s. Dong" <aisheng.dong@nxp.com> Cc: Richard Zhu <hongxing.zhu@nxp.com> Cc: linux-imx@nxp.com Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
65 lines
2.3 KiB
C
65 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2018 Zodiac Inflight Innovations
|
|
*
|
|
* Author: Andrey Smirnov <andrew.smirnov@gmail.com>
|
|
*/
|
|
|
|
#ifndef DT_BINDING_RESET_IMX8MQ_H
|
|
#define DT_BINDING_RESET_IMX8MQ_H
|
|
|
|
#define IMX8MQ_RESET_A53_CORE_POR_RESET0 0
|
|
#define IMX8MQ_RESET_A53_CORE_POR_RESET1 1
|
|
#define IMX8MQ_RESET_A53_CORE_POR_RESET2 2
|
|
#define IMX8MQ_RESET_A53_CORE_POR_RESET3 3
|
|
#define IMX8MQ_RESET_A53_CORE_RESET0 4
|
|
#define IMX8MQ_RESET_A53_CORE_RESET1 5
|
|
#define IMX8MQ_RESET_A53_CORE_RESET2 6
|
|
#define IMX8MQ_RESET_A53_CORE_RESET3 7
|
|
#define IMX8MQ_RESET_A53_DBG_RESET0 8
|
|
#define IMX8MQ_RESET_A53_DBG_RESET1 9
|
|
#define IMX8MQ_RESET_A53_DBG_RESET2 10
|
|
#define IMX8MQ_RESET_A53_DBG_RESET3 11
|
|
#define IMX8MQ_RESET_A53_ETM_RESET0 12
|
|
#define IMX8MQ_RESET_A53_ETM_RESET1 13
|
|
#define IMX8MQ_RESET_A53_ETM_RESET2 14
|
|
#define IMX8MQ_RESET_A53_ETM_RESET3 15
|
|
#define IMX8MQ_RESET_A53_SOC_DBG_RESET 16
|
|
#define IMX8MQ_RESET_A53_L2RESET 17
|
|
#define IMX8MQ_RESET_SW_NON_SCLR_M4C_RST 18
|
|
#define IMX8MQ_RESET_OTG1_PHY_RESET 19
|
|
#define IMX8MQ_RESET_OTG2_PHY_RESET 20
|
|
#define IMX8MQ_RESET_MIPI_DSI_RESET_BYTE_N 21
|
|
#define IMX8MQ_RESET_MIPI_DSI_RESET_N 22
|
|
#define IMX8MQ_RESET_MIPI_DIS_DPI_RESET_N 23
|
|
#define IMX8MQ_RESET_MIPI_DIS_ESC_RESET_N 24
|
|
#define IMX8MQ_RESET_MIPI_DIS_PCLK_RESET_N 25
|
|
#define IMX8MQ_RESET_PCIEPHY 26
|
|
#define IMX8MQ_RESET_PCIEPHY_PERST 27
|
|
#define IMX8MQ_RESET_PCIE_CTRL_APPS_EN 28
|
|
#define IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF 29
|
|
#define IMX8MQ_RESET_HDMI_PHY_APB_RESET 30
|
|
#define IMX8MQ_RESET_DISP_RESET 31
|
|
#define IMX8MQ_RESET_GPU_RESET 32
|
|
#define IMX8MQ_RESET_VPU_RESET 33
|
|
#define IMX8MQ_RESET_PCIEPHY2 34
|
|
#define IMX8MQ_RESET_PCIEPHY2_PERST 35
|
|
#define IMX8MQ_RESET_PCIE2_CTRL_APPS_EN 36
|
|
#define IMX8MQ_RESET_PCIE2_CTRL_APPS_TURNOFF 37
|
|
#define IMX8MQ_RESET_MIPI_CSI1_CORE_RESET 38
|
|
#define IMX8MQ_RESET_MIPI_CSI1_PHY_REF_RESET 39
|
|
#define IMX8MQ_RESET_MIPI_CSI1_ESC_RESET 40
|
|
#define IMX8MQ_RESET_MIPI_CSI2_CORE_RESET 41
|
|
#define IMX8MQ_RESET_MIPI_CSI2_PHY_REF_RESET 42
|
|
#define IMX8MQ_RESET_MIPI_CSI2_ESC_RESET 43
|
|
#define IMX8MQ_RESET_DDRC1_PRST 44
|
|
#define IMX8MQ_RESET_DDRC1_CORE_RESET 45
|
|
#define IMX8MQ_RESET_DDRC1_PHY_RESET 46
|
|
#define IMX8MQ_RESET_DDRC2_PRST 47
|
|
#define IMX8MQ_RESET_DDRC2_CORE_RESET 48
|
|
#define IMX8MQ_RESET_DDRC2_PHY_RESET 49
|
|
|
|
#define IMX8MQ_RESET_NUM 50
|
|
|
|
#endif
|