mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-26 13:44:15 +08:00
2408ab5aa8
Clock & Reset Unit (CRU) in RV1126 support clocks for CRU and CRU_PMU blocks. This patch is trying to add minimal Clock-Architecture Diagram's inferred from [1] authored by Finley Xiao. [1] https://github.com/rockchip-linux/kernel/blob/develop-4.19/drivers/clk/rockchip/clk-rv1126.c Cc: linux-clk@vger.kernel.org Cc: Michael Turquette <mturquette@baylibre.com> Cc: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com> Signed-off-by: Jagan Teki <jagan@edgeble.ai> Link: https://lore.kernel.org/r/20220915163947.1922183-5-jagan@edgeble.ai Signed-off-by: Heiko Stuebner <heiko@sntech.de>
31 lines
1.0 KiB
Makefile
31 lines
1.0 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Rockchip Clock specific Makefile
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK_ROCKCHIP) += clk-rockchip.o
|
|
|
|
clk-rockchip-y += clk.o
|
|
clk-rockchip-y += clk-pll.o
|
|
clk-rockchip-y += clk-cpu.o
|
|
clk-rockchip-y += clk-half-divider.o
|
|
clk-rockchip-y += clk-inverter.o
|
|
clk-rockchip-y += clk-mmc-phase.o
|
|
clk-rockchip-y += clk-muxgrf.o
|
|
clk-rockchip-y += clk-ddr.o
|
|
clk-rockchip-$(CONFIG_RESET_CONTROLLER) += softrst.o
|
|
|
|
obj-$(CONFIG_CLK_PX30) += clk-px30.o
|
|
obj-$(CONFIG_CLK_RV110X) += clk-rv1108.o
|
|
obj-$(CONFIG_CLK_RV1126) += clk-rv1126.o
|
|
obj-$(CONFIG_CLK_RK3036) += clk-rk3036.o
|
|
obj-$(CONFIG_CLK_RK312X) += clk-rk3128.o
|
|
obj-$(CONFIG_CLK_RK3188) += clk-rk3188.o
|
|
obj-$(CONFIG_CLK_RK322X) += clk-rk3228.o
|
|
obj-$(CONFIG_CLK_RK3288) += clk-rk3288.o
|
|
obj-$(CONFIG_CLK_RK3308) += clk-rk3308.o
|
|
obj-$(CONFIG_CLK_RK3328) += clk-rk3328.o
|
|
obj-$(CONFIG_CLK_RK3368) += clk-rk3368.o
|
|
obj-$(CONFIG_CLK_RK3399) += clk-rk3399.o
|
|
obj-$(CONFIG_CLK_RK3568) += clk-rk3568.o
|