mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-15 08:14:15 +08:00
e5075d8ec5
This includes everything from part 2: * Support for tuning for systems with fast misaligned accesses. * Support for SBI-based suspend. * Support for the new SBI debug console extension. * The T-Head CMOs now use PA-based flushes. * Support for enabling the V extension in kernel code. * Optimized IP checksum routines. * Various ftrace improvements. * Support for archrandom, which depends on the Zkr extension. and then also a fix for those: * The build is no longer broken under NET=n, KUNIT=y for ports that don't define their own ipv6 checksum. -----BEGIN PGP SIGNATURE----- iQJHBAABCAAxFiEEKzw3R0RoQ7JKlDp6LhMZ81+7GIkFAmWsCOMTHHBhbG1lckBk YWJiZWx0LmNvbQAKCRAuExnzX7sYieQND/0f+1gizTM0OzuqZG9+DOdWTtqmILyr sZaYXWBw6SPzbUSlwjoW4Qp/S3Ur7IhrbfttM2aMoS4GHZvSESAXOMXC4c7AnCaQ HOXBC2OuXvq6jA0ZjK5XPviR70A/7uD2iu5SNO1hyfJK08LSEu+AulxtkW50+wMc bHXSpZxEf8AtwOJK1cRtwhH4qy+Qcs3Nla3jG7OnDsPbhJVcydHx95eCtfwn2cQA KwJPN1fjRtm4ALZb91QcMDO8VAoanfPEkSR3DoNVE/UfdTItYk35VHmf4RWh7IWA qDnV5Mp/XMX2RmJqwi1ZmSHHX0rfVLL5UqgBhGHC8PuMpLJn5p9U6DZ0qD7YWxcB NDlrHsaXt112RHEEM/7CcLkqEexua/ezcC45E5tSQ4sRDZE3fvgbALao67xSQ22D lCpVAY0Z3o5oWaM/jISiQHjSNn5RrAwEYSvvv2pkW4QAMShA2eggmQaCF+Jl4EMp u6yqJpXxDI99C088uvM6Bi2gcX8fnBSmOzCB/sSU4a1I72UpWrGngqUpTYKHG8Jz cTZhbIKmQirBP0vC/UgMOS0sNuw/NykItfRXZ2g0qGKvw1TjJ6djdeZBKcAj3h0E fJpMxuhmeOFYE7DavnhSt3CResFTXZzXLChjxGbT+g10YzVEf9g7vBVnjxAwad9f tryMVpL/ipGpQQ== =Sjhj -----END PGP SIGNATURE----- Merge tag 'riscv-for-linus-6.8-mw4' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux Pull more RISC-V updates from Palmer Dabbelt: - Support for tuning for systems with fast misaligned accesses. - Support for SBI-based suspend. - Support for the new SBI debug console extension. - The T-Head CMOs now use PA-based flushes. - Support for enabling the V extension in kernel code. - Optimized IP checksum routines. - Various ftrace improvements. - Support for archrandom, which depends on the Zkr extension. - The build is no longer broken under NET=n, KUNIT=y for ports that don't define their own ipv6 checksum. * tag 'riscv-for-linus-6.8-mw4' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux: (56 commits) lib: checksum: Fix build with CONFIG_NET=n riscv: lib: Check if output in asm goto supported riscv: Fix build error on rv32 + XIP riscv: optimize ELF relocation function in riscv RISC-V: Implement archrandom when Zkr is available riscv: Optimize hweight API with Zbb extension riscv: add dependency among Image(.gz), loader(.bin), and vmlinuz.efi samples: ftrace: Add RISC-V support for SAMPLE_FTRACE_DIRECT[_MULTI] riscv: ftrace: Add DYNAMIC_FTRACE_WITH_DIRECT_CALLS support riscv: ftrace: Make function graph use ftrace directly riscv: select FTRACE_MCOUNT_USE_PATCHABLE_FUNCTION_ENTRY lib/Kconfig.debug: Update AS_HAS_NON_CONST_LEB128 comment and name riscv: Restrict DWARF5 when building with LLVM to known working versions riscv: Hoist linker relaxation disabling logic into Kconfig kunit: Add tests for csum_ipv6_magic and ip_fast_csum riscv: Add checksum library riscv: Add checksum header riscv: Add static key for misaligned accesses asm-generic: Improve csum_fold RISC-V: selftests: cbo: Ensure asm operands match constraints ...
123 lines
3.7 KiB
Plaintext
123 lines
3.7 KiB
Plaintext
menu "CPU errata selection"
|
|
|
|
config ERRATA_ANDES
|
|
bool "Andes AX45MP errata"
|
|
depends on RISCV_ALTERNATIVE && RISCV_SBI
|
|
help
|
|
All Andes errata Kconfig depend on this Kconfig. Disabling
|
|
this Kconfig will disable all Andes errata. Please say "Y"
|
|
here if your platform uses Andes CPU cores.
|
|
|
|
Otherwise, please say "N" here to avoid unnecessary overhead.
|
|
|
|
config ERRATA_ANDES_CMO
|
|
bool "Apply Andes cache management errata"
|
|
depends on ERRATA_ANDES && ARCH_R9A07G043
|
|
select RISCV_DMA_NONCOHERENT
|
|
default y
|
|
help
|
|
This will apply the cache management errata to handle the
|
|
non-standard handling on non-coherent operations on Andes cores.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
config ERRATA_SIFIVE
|
|
bool "SiFive errata"
|
|
depends on RISCV_ALTERNATIVE
|
|
help
|
|
All SiFive errata Kconfig depend on this Kconfig. Disabling
|
|
this Kconfig will disable all SiFive errata. Please say "Y"
|
|
here if your platform uses SiFive CPU cores.
|
|
|
|
Otherwise, please say "N" here to avoid unnecessary overhead.
|
|
|
|
config ERRATA_SIFIVE_CIP_453
|
|
bool "Apply SiFive errata CIP-453"
|
|
depends on ERRATA_SIFIVE && 64BIT
|
|
default y
|
|
help
|
|
This will apply the SiFive CIP-453 errata to add sign extension
|
|
to the $badaddr when exception type is instruction page fault
|
|
and instruction access fault.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
config ERRATA_SIFIVE_CIP_1200
|
|
bool "Apply SiFive errata CIP-1200"
|
|
depends on ERRATA_SIFIVE && 64BIT
|
|
default y
|
|
help
|
|
This will apply the SiFive CIP-1200 errata to repalce all
|
|
"sfence.vma addr" with "sfence.vma" to ensure that the addr
|
|
has been flushed from TLB.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
config ERRATA_STARFIVE_JH7100
|
|
bool "StarFive JH7100 support"
|
|
depends on ARCH_STARFIVE
|
|
depends on !DMA_DIRECT_REMAP
|
|
depends on NONPORTABLE
|
|
select DMA_GLOBAL_POOL
|
|
select RISCV_DMA_NONCOHERENT
|
|
select RISCV_NONSTANDARD_CACHE_OPS
|
|
select SIFIVE_CCACHE
|
|
default n
|
|
help
|
|
The StarFive JH7100 was a test chip for the JH7110 and has
|
|
caches that are non-coherent with respect to peripheral DMAs.
|
|
It was designed before the Zicbom extension so needs non-standard
|
|
cache operations through the SiFive cache controller.
|
|
|
|
Say "Y" if you want to support the BeagleV Starlight and/or
|
|
StarFive VisionFive V1 boards.
|
|
|
|
config ERRATA_THEAD
|
|
bool "T-HEAD errata"
|
|
depends on RISCV_ALTERNATIVE
|
|
help
|
|
All T-HEAD errata Kconfig depend on this Kconfig. Disabling
|
|
this Kconfig will disable all T-HEAD errata. Please say "Y"
|
|
here if your platform uses T-HEAD CPU cores.
|
|
|
|
Otherwise, please say "N" here to avoid unnecessary overhead.
|
|
|
|
config ERRATA_THEAD_PBMT
|
|
bool "Apply T-Head memory type errata"
|
|
depends on ERRATA_THEAD && 64BIT && MMU
|
|
select RISCV_ALTERNATIVE_EARLY
|
|
default y
|
|
help
|
|
This will apply the memory type errata to handle the non-standard
|
|
memory type bits in page-table-entries on T-Head SoCs.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
config ERRATA_THEAD_CMO
|
|
bool "Apply T-Head cache management errata"
|
|
depends on ERRATA_THEAD && MMU
|
|
select DMA_DIRECT_REMAP
|
|
select RISCV_DMA_NONCOHERENT
|
|
select RISCV_NONSTANDARD_CACHE_OPS
|
|
default y
|
|
help
|
|
This will apply the cache management errata to handle the
|
|
non-standard handling on non-coherent operations on T-Head SoCs.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
config ERRATA_THEAD_PMU
|
|
bool "Apply T-Head PMU errata"
|
|
depends on ERRATA_THEAD && RISCV_PMU_SBI
|
|
default y
|
|
help
|
|
The T-Head C9xx cores implement a PMU overflow extension very
|
|
similar to the core SSCOFPMF extension.
|
|
|
|
This will apply the overflow errata to handle the non-standard
|
|
behaviour via the regular SBI PMU driver and interface.
|
|
|
|
If you don't know what to do here, say "Y".
|
|
|
|
endmenu # "CPU errata selection"
|