mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-26 12:34:41 +08:00
4ba2452cd8
On the architectures with perf memory profiling, two types of hardware events have been supported: load and store; if want to profile memory for both load and store operations, the tool will use these two events at the same time, the usage is: # perf mem record -t load,store -- uname But this cannot be applied for AUX tracing event, the same PMU event can be used to only trace memory load, or only memory store, or trace for both memory load and store. This patch introduces a new event PERF_MEM_EVENTS__LOAD_STORE, which is used to support the event which can record both memory load and store operations. When user specifies memory operation type as 'load,store', or doesn't set type so use 'load,store' as default, if the arch supports the event PERF_MEM_EVENTS__LOAD_STORE, the tool will convert the required operations to this single event; otherwise, if the arch doesn't support PERF_MEM_EVENTS__LOAD_STORE, the tool rolls back to enable both events PERF_MEM_EVENTS__LOAD and PERF_MEM_EVENTS__STORE, which keeps the same behaviour with before. Signed-off-by: Leo Yan <leo.yan@linaro.org> Acked-by: Jiri Olsa <jolsa@redhat.com> Link: https://lore.kernel.org/r/20201106094853.21082-4-leo.yan@linaro.org Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
88 lines
3.0 KiB
C
88 lines
3.0 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __PERF_MEM_EVENTS_H
|
|
#define __PERF_MEM_EVENTS_H
|
|
|
|
#include <stdbool.h>
|
|
#include <stdint.h>
|
|
#include <stdio.h>
|
|
#include <linux/types.h>
|
|
#include <linux/refcount.h>
|
|
#include <linux/perf_event.h>
|
|
#include "stat.h"
|
|
|
|
struct perf_mem_event {
|
|
bool record;
|
|
bool supported;
|
|
const char *tag;
|
|
const char *name;
|
|
const char *sysfs_name;
|
|
};
|
|
|
|
struct mem_info {
|
|
struct addr_map_symbol iaddr;
|
|
struct addr_map_symbol daddr;
|
|
union perf_mem_data_src data_src;
|
|
refcount_t refcnt;
|
|
};
|
|
|
|
enum {
|
|
PERF_MEM_EVENTS__LOAD,
|
|
PERF_MEM_EVENTS__STORE,
|
|
PERF_MEM_EVENTS__LOAD_STORE,
|
|
PERF_MEM_EVENTS__MAX,
|
|
};
|
|
|
|
extern unsigned int perf_mem_events__loads_ldlat;
|
|
|
|
int perf_mem_events__parse(const char *str);
|
|
int perf_mem_events__init(void);
|
|
|
|
char *perf_mem_events__name(int i);
|
|
struct perf_mem_event *perf_mem_events__ptr(int i);
|
|
|
|
void perf_mem_events__list(void);
|
|
|
|
struct mem_info;
|
|
int perf_mem__tlb_scnprintf(char *out, size_t sz, struct mem_info *mem_info);
|
|
int perf_mem__lvl_scnprintf(char *out, size_t sz, struct mem_info *mem_info);
|
|
int perf_mem__snp_scnprintf(char *out, size_t sz, struct mem_info *mem_info);
|
|
int perf_mem__lck_scnprintf(char *out, size_t sz, struct mem_info *mem_info);
|
|
|
|
int perf_script__meminfo_scnprintf(char *bf, size_t size, struct mem_info *mem_info);
|
|
|
|
struct c2c_stats {
|
|
u32 nr_entries;
|
|
|
|
u32 locks; /* count of 'lock' transactions */
|
|
u32 store; /* count of all stores in trace */
|
|
u32 st_uncache; /* stores to uncacheable address */
|
|
u32 st_noadrs; /* cacheable store with no address */
|
|
u32 st_l1hit; /* count of stores that hit L1D */
|
|
u32 st_l1miss; /* count of stores that miss L1D */
|
|
u32 load; /* count of all loads in trace */
|
|
u32 ld_excl; /* exclusive loads, rmt/lcl DRAM - snp none/miss */
|
|
u32 ld_shared; /* shared loads, rmt/lcl DRAM - snp hit */
|
|
u32 ld_uncache; /* loads to uncacheable address */
|
|
u32 ld_io; /* loads to io address */
|
|
u32 ld_miss; /* loads miss */
|
|
u32 ld_noadrs; /* cacheable load with no address */
|
|
u32 ld_fbhit; /* count of loads hitting Fill Buffer */
|
|
u32 ld_l1hit; /* count of loads that hit L1D */
|
|
u32 ld_l2hit; /* count of loads that hit L2D */
|
|
u32 ld_llchit; /* count of loads that hit LLC */
|
|
u32 lcl_hitm; /* count of loads with local HITM */
|
|
u32 rmt_hitm; /* count of loads with remote HITM */
|
|
u32 tot_hitm; /* count of loads with local and remote HITM */
|
|
u32 rmt_hit; /* count of loads with remote hit clean; */
|
|
u32 lcl_dram; /* count of loads miss to local DRAM */
|
|
u32 rmt_dram; /* count of loads miss to remote DRAM */
|
|
u32 nomap; /* count of load/stores with no phys adrs */
|
|
u32 noparse; /* count of unparsable data sources */
|
|
};
|
|
|
|
struct hist_entry;
|
|
int c2c_decode_stats(struct c2c_stats *stats, struct mem_info *mi);
|
|
void c2c_add_stats(struct c2c_stats *stats, struct c2c_stats *add);
|
|
|
|
#endif /* __PERF_MEM_EVENTS_H */
|