mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-25 03:55:09 +08:00
f100380ecd
- remove adding 2 to checksum, this is incorrect.
This was incorrectly introduced in:
92db7f6c86
http://lists.freedesktop.org/archives/dri-devel/2011-December/017717.html
However, the off by 2 was due to adding the version twice.
From the examples in the URL above:
[Rafał Miłecki][RV620] fglrx:
0x7454: 00 A8 5E 79 R600_HDMI_VIDEOINFOFRAME_0
0x7458: 00 28 00 10 R600_HDMI_VIDEOINFOFRAME_1
0x745C: 00 48 00 28 R600_HDMI_VIDEOINFOFRAME_2
0x7460: 02 00 00 48 R600_HDMI_VIDEOINFOFRAME_3
===================
(0x82 + 0x2 + 0xD) + 0x1F8 = 0x289
-0x289 = 0x77
However, the payload sum is not 0x1f8, it's 0x1f6.
00 + A8 + 5E + 00 +
00 + 28 + 00 + 10 +
00 + 48 + 00 + 28 +
00 + 48 =
0x1f6
Bits 25:24 of HDMI_VIDEOINFOFRAME_3 are the packet version, not part
of the payload. So the total would be:
(0x82 + 0x2 + 0xD) + 0x1f6 = 0x287
-0x287 = 0x79
- properly emit the AVI infoframe version. This was not being
emitted previous which is probably what caused the issue above.
This should fix blank screen when HDMI audio is enabled on
certain monitors.
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
Cc: Rafał Miłecki <zajec5@gmail.com>
294 lines
10 KiB
C
294 lines
10 KiB
C
/*
|
|
* Copyright 2008 Advanced Micro Devices, Inc.
|
|
* Copyright 2008 Red Hat Inc.
|
|
* Copyright 2009 Christian König.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Christian König
|
|
* Rafał Miłecki
|
|
*/
|
|
#include <linux/hdmi.h>
|
|
#include <drm/drmP.h>
|
|
#include <drm/radeon_drm.h>
|
|
#include "radeon.h"
|
|
#include "radeon_asic.h"
|
|
#include "evergreend.h"
|
|
#include "atom.h"
|
|
|
|
/*
|
|
* update the N and CTS parameters for a given pixel clock rate
|
|
*/
|
|
static void evergreen_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock)
|
|
{
|
|
struct drm_device *dev = encoder->dev;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct radeon_hdmi_acr acr = r600_hdmi_acr(clock);
|
|
struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
|
|
struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
|
|
uint32_t offset = dig->afmt->offset;
|
|
|
|
WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr.cts_32khz));
|
|
WREG32(HDMI_ACR_32_1 + offset, acr.n_32khz);
|
|
|
|
WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr.cts_44_1khz));
|
|
WREG32(HDMI_ACR_44_1 + offset, acr.n_44_1khz);
|
|
|
|
WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr.cts_48khz));
|
|
WREG32(HDMI_ACR_48_1 + offset, acr.n_48khz);
|
|
}
|
|
|
|
static void evergreen_hdmi_write_sad_regs(struct drm_encoder *encoder)
|
|
{
|
|
struct radeon_device *rdev = encoder->dev->dev_private;
|
|
struct drm_connector *connector;
|
|
struct radeon_connector *radeon_connector = NULL;
|
|
struct cea_sad *sads;
|
|
int i, sad_count;
|
|
|
|
static const u16 eld_reg_to_type[][2] = {
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
|
|
{ AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
|
|
};
|
|
|
|
list_for_each_entry(connector, &encoder->dev->mode_config.connector_list, head) {
|
|
if (connector->encoder == encoder)
|
|
radeon_connector = to_radeon_connector(connector);
|
|
}
|
|
|
|
if (!radeon_connector) {
|
|
DRM_ERROR("Couldn't find encoder's connector\n");
|
|
return;
|
|
}
|
|
|
|
sad_count = drm_edid_to_sad(radeon_connector->edid, &sads);
|
|
if (sad_count < 0) {
|
|
DRM_ERROR("Couldn't read SADs: %d\n", sad_count);
|
|
return;
|
|
}
|
|
BUG_ON(!sads);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(eld_reg_to_type); i++) {
|
|
u32 value = 0;
|
|
int j;
|
|
|
|
for (j = 0; j < sad_count; j++) {
|
|
struct cea_sad *sad = &sads[j];
|
|
|
|
if (sad->format == eld_reg_to_type[i][1]) {
|
|
value = MAX_CHANNELS(sad->channels) |
|
|
DESCRIPTOR_BYTE_2(sad->byte2) |
|
|
SUPPORTED_FREQUENCIES(sad->freq);
|
|
if (sad->format == HDMI_AUDIO_CODING_TYPE_PCM)
|
|
value |= SUPPORTED_FREQUENCIES_STEREO(sad->freq);
|
|
break;
|
|
}
|
|
}
|
|
WREG32(eld_reg_to_type[i][0], value);
|
|
}
|
|
|
|
kfree(sads);
|
|
}
|
|
|
|
/*
|
|
* build a HDMI Video Info Frame
|
|
*/
|
|
static void evergreen_hdmi_update_avi_infoframe(struct drm_encoder *encoder,
|
|
void *buffer, size_t size)
|
|
{
|
|
struct drm_device *dev = encoder->dev;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
|
|
struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
|
|
uint32_t offset = dig->afmt->offset;
|
|
uint8_t *frame = buffer + 3;
|
|
uint8_t *header = buffer;
|
|
|
|
WREG32(AFMT_AVI_INFO0 + offset,
|
|
frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24));
|
|
WREG32(AFMT_AVI_INFO1 + offset,
|
|
frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24));
|
|
WREG32(AFMT_AVI_INFO2 + offset,
|
|
frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24));
|
|
WREG32(AFMT_AVI_INFO3 + offset,
|
|
frame[0xC] | (frame[0xD] << 8) | (header[1] << 24));
|
|
}
|
|
|
|
static void evergreen_audio_set_dto(struct drm_encoder *encoder, u32 clock)
|
|
{
|
|
struct drm_device *dev = encoder->dev;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
|
|
struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
|
|
struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
|
|
u32 base_rate = 24000;
|
|
|
|
if (!dig || !dig->afmt)
|
|
return;
|
|
|
|
/* XXX two dtos; generally use dto0 for hdmi */
|
|
/* Express [24MHz / target pixel clock] as an exact rational
|
|
* number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE
|
|
* is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
|
|
*/
|
|
WREG32(DCCG_AUDIO_DTO0_PHASE, base_rate * 100);
|
|
WREG32(DCCG_AUDIO_DTO0_MODULE, clock * 100);
|
|
WREG32(DCCG_AUDIO_DTO_SOURCE, DCCG_AUDIO_DTO0_SOURCE_SEL(radeon_crtc->crtc_id));
|
|
}
|
|
|
|
|
|
/*
|
|
* update the info frames with the data from the current display mode
|
|
*/
|
|
void evergreen_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode)
|
|
{
|
|
struct drm_device *dev = encoder->dev;
|
|
struct radeon_device *rdev = dev->dev_private;
|
|
struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
|
|
struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
|
|
u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE];
|
|
struct hdmi_avi_infoframe frame;
|
|
uint32_t offset;
|
|
ssize_t err;
|
|
|
|
/* Silent, r600_hdmi_enable will raise WARN for us */
|
|
if (!dig->afmt->enabled)
|
|
return;
|
|
offset = dig->afmt->offset;
|
|
|
|
evergreen_audio_set_dto(encoder, mode->clock);
|
|
|
|
WREG32(HDMI_VBI_PACKET_CONTROL + offset,
|
|
HDMI_NULL_SEND); /* send null packets when required */
|
|
|
|
WREG32(AFMT_AUDIO_CRC_CONTROL + offset, 0x1000);
|
|
|
|
WREG32(HDMI_VBI_PACKET_CONTROL + offset,
|
|
HDMI_NULL_SEND | /* send null packets when required */
|
|
HDMI_GC_SEND | /* send general control packets */
|
|
HDMI_GC_CONT); /* send general control packets every frame */
|
|
|
|
WREG32(HDMI_INFOFRAME_CONTROL0 + offset,
|
|
HDMI_AUDIO_INFO_SEND | /* enable audio info frames (frames won't be set until audio is enabled) */
|
|
HDMI_AUDIO_INFO_CONT); /* required for audio info values to be updated */
|
|
|
|
WREG32(AFMT_INFOFRAME_CONTROL0 + offset,
|
|
AFMT_AUDIO_INFO_UPDATE); /* required for audio info values to be updated */
|
|
|
|
WREG32(HDMI_INFOFRAME_CONTROL1 + offset,
|
|
HDMI_AUDIO_INFO_LINE(2)); /* anything other than 0 */
|
|
|
|
WREG32(HDMI_GC + offset, 0); /* unset HDMI_GC_AVMUTE */
|
|
|
|
WREG32(HDMI_AUDIO_PACKET_CONTROL + offset,
|
|
HDMI_AUDIO_DELAY_EN(1) | /* set the default audio delay */
|
|
HDMI_AUDIO_PACKETS_PER_LINE(3)); /* should be suffient for all audio modes and small enough for all hblanks */
|
|
|
|
WREG32(AFMT_AUDIO_PACKET_CONTROL + offset,
|
|
AFMT_60958_CS_UPDATE); /* allow 60958 channel status fields to be updated */
|
|
|
|
/* fglrx clears sth in AFMT_AUDIO_PACKET_CONTROL2 here */
|
|
|
|
WREG32(HDMI_ACR_PACKET_CONTROL + offset,
|
|
HDMI_ACR_AUTO_SEND | /* allow hw to sent ACR packets when required */
|
|
HDMI_ACR_SOURCE); /* select SW CTS value */
|
|
|
|
evergreen_hdmi_update_ACR(encoder, mode->clock);
|
|
|
|
WREG32(AFMT_60958_0 + offset,
|
|
AFMT_60958_CS_CHANNEL_NUMBER_L(1));
|
|
|
|
WREG32(AFMT_60958_1 + offset,
|
|
AFMT_60958_CS_CHANNEL_NUMBER_R(2));
|
|
|
|
WREG32(AFMT_60958_2 + offset,
|
|
AFMT_60958_CS_CHANNEL_NUMBER_2(3) |
|
|
AFMT_60958_CS_CHANNEL_NUMBER_3(4) |
|
|
AFMT_60958_CS_CHANNEL_NUMBER_4(5) |
|
|
AFMT_60958_CS_CHANNEL_NUMBER_5(6) |
|
|
AFMT_60958_CS_CHANNEL_NUMBER_6(7) |
|
|
AFMT_60958_CS_CHANNEL_NUMBER_7(8));
|
|
|
|
/* fglrx sets 0x0001005f | (x & 0x00fc0000) in 0x5f78 here */
|
|
|
|
WREG32(AFMT_AUDIO_PACKET_CONTROL2 + offset,
|
|
AFMT_AUDIO_CHANNEL_ENABLE(0xff));
|
|
|
|
/* fglrx sets 0x40 in 0x5f80 here */
|
|
evergreen_hdmi_write_sad_regs(encoder);
|
|
|
|
err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode);
|
|
if (err < 0) {
|
|
DRM_ERROR("failed to setup AVI infoframe: %zd\n", err);
|
|
return;
|
|
}
|
|
|
|
err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer));
|
|
if (err < 0) {
|
|
DRM_ERROR("failed to pack AVI infoframe: %zd\n", err);
|
|
return;
|
|
}
|
|
|
|
evergreen_hdmi_update_avi_infoframe(encoder, buffer, sizeof(buffer));
|
|
|
|
WREG32_OR(HDMI_INFOFRAME_CONTROL0 + offset,
|
|
HDMI_AVI_INFO_SEND | /* enable AVI info frames */
|
|
HDMI_AVI_INFO_CONT); /* required for audio info values to be updated */
|
|
|
|
WREG32_P(HDMI_INFOFRAME_CONTROL1 + offset,
|
|
HDMI_AVI_INFO_LINE(2), /* anything other than 0 */
|
|
~HDMI_AVI_INFO_LINE_MASK);
|
|
|
|
WREG32_OR(AFMT_AUDIO_PACKET_CONTROL + offset,
|
|
AFMT_AUDIO_SAMPLE_SEND); /* send audio packets */
|
|
|
|
/* it's unknown what these bits do excatly, but it's indeed quite useful for debugging */
|
|
WREG32(AFMT_RAMP_CONTROL0 + offset, 0x00FFFFFF);
|
|
WREG32(AFMT_RAMP_CONTROL1 + offset, 0x007FFFFF);
|
|
WREG32(AFMT_RAMP_CONTROL2 + offset, 0x00000001);
|
|
WREG32(AFMT_RAMP_CONTROL3 + offset, 0x00000001);
|
|
}
|
|
|
|
void evergreen_hdmi_enable(struct drm_encoder *encoder, bool enable)
|
|
{
|
|
struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
|
|
struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
|
|
|
|
/* Silent, r600_hdmi_enable will raise WARN for us */
|
|
if (enable && dig->afmt->enabled)
|
|
return;
|
|
if (!enable && !dig->afmt->enabled)
|
|
return;
|
|
|
|
dig->afmt->enabled = enable;
|
|
|
|
DRM_DEBUG("%sabling HDMI interface @ 0x%04X for encoder 0x%x\n",
|
|
enable ? "En" : "Dis", dig->afmt->offset, radeon_encoder->encoder_id);
|
|
}
|