mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-24 20:54:10 +08:00
fe364a7d95
Intel Elkhart Lake PSE DMA implementation is integrated with crossbar IP in order to serve more hardware than there are DMA request lines available. Due to this, program xBAR hardware to make flexible support of PSE peripheral. The Device-to-Device has not been tested and it's not supported by DMA Engine, but it's left in the code for the sake of documenting hardware features. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Link: https://lore.kernel.org/r/20210712113940.42753-1-andriy.shevchenko@linux.intel.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
94 lines
2.5 KiB
C
94 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Driver for the Synopsys DesignWare DMA Controller
|
|
*
|
|
* Copyright (C) 2013 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _DMA_DW_INTERNAL_H
|
|
#define _DMA_DW_INTERNAL_H
|
|
|
|
#include <linux/dma/dw.h>
|
|
|
|
#include "regs.h"
|
|
|
|
int do_dma_probe(struct dw_dma_chip *chip);
|
|
int do_dma_remove(struct dw_dma_chip *chip);
|
|
|
|
void do_dw_dma_on(struct dw_dma *dw);
|
|
void do_dw_dma_off(struct dw_dma *dw);
|
|
|
|
int do_dw_dma_disable(struct dw_dma_chip *chip);
|
|
int do_dw_dma_enable(struct dw_dma_chip *chip);
|
|
|
|
extern bool dw_dma_filter(struct dma_chan *chan, void *param);
|
|
|
|
#ifdef CONFIG_ACPI
|
|
void dw_dma_acpi_controller_register(struct dw_dma *dw);
|
|
void dw_dma_acpi_controller_free(struct dw_dma *dw);
|
|
#else /* !CONFIG_ACPI */
|
|
static inline void dw_dma_acpi_controller_register(struct dw_dma *dw) {}
|
|
static inline void dw_dma_acpi_controller_free(struct dw_dma *dw) {}
|
|
#endif /* !CONFIG_ACPI */
|
|
|
|
struct platform_device;
|
|
|
|
#ifdef CONFIG_OF
|
|
struct dw_dma_platform_data *dw_dma_parse_dt(struct platform_device *pdev);
|
|
void dw_dma_of_controller_register(struct dw_dma *dw);
|
|
void dw_dma_of_controller_free(struct dw_dma *dw);
|
|
#else
|
|
static inline struct dw_dma_platform_data *dw_dma_parse_dt(struct platform_device *pdev)
|
|
{
|
|
return NULL;
|
|
}
|
|
static inline void dw_dma_of_controller_register(struct dw_dma *dw) {}
|
|
static inline void dw_dma_of_controller_free(struct dw_dma *dw) {}
|
|
#endif
|
|
|
|
struct dw_dma_chip_pdata {
|
|
const struct dw_dma_platform_data *pdata;
|
|
int (*probe)(struct dw_dma_chip *chip);
|
|
int (*remove)(struct dw_dma_chip *chip);
|
|
struct dw_dma_chip *chip;
|
|
};
|
|
|
|
static __maybe_unused const struct dw_dma_chip_pdata dw_dma_chip_pdata = {
|
|
.probe = dw_dma_probe,
|
|
.remove = dw_dma_remove,
|
|
};
|
|
|
|
static const struct dw_dma_platform_data idma32_pdata = {
|
|
.nr_channels = 8,
|
|
.chan_allocation_order = CHAN_ALLOCATION_ASCENDING,
|
|
.chan_priority = CHAN_PRIORITY_ASCENDING,
|
|
.block_size = 131071,
|
|
.nr_masters = 1,
|
|
.data_width = {4},
|
|
.multi_block = {1, 1, 1, 1, 1, 1, 1, 1},
|
|
};
|
|
|
|
static __maybe_unused const struct dw_dma_chip_pdata idma32_chip_pdata = {
|
|
.pdata = &idma32_pdata,
|
|
.probe = idma32_dma_probe,
|
|
.remove = idma32_dma_remove,
|
|
};
|
|
|
|
static const struct dw_dma_platform_data xbar_pdata = {
|
|
.nr_channels = 8,
|
|
.chan_allocation_order = CHAN_ALLOCATION_ASCENDING,
|
|
.chan_priority = CHAN_PRIORITY_ASCENDING,
|
|
.block_size = 131071,
|
|
.nr_masters = 1,
|
|
.data_width = {4},
|
|
.quirks = DW_DMA_QUIRK_XBAR_PRESENT,
|
|
};
|
|
|
|
static __maybe_unused const struct dw_dma_chip_pdata xbar_chip_pdata = {
|
|
.pdata = &xbar_pdata,
|
|
.probe = idma32_dma_probe,
|
|
.remove = idma32_dma_remove,
|
|
};
|
|
|
|
#endif /* _DMA_DW_INTERNAL_H */
|