mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-15 06:55:13 +08:00
441692aafc
Pull ARM updates from Russell King: - add support for ELF fdpic binaries on both MMU and noMMU platforms - linker script cleanups - support for compressed .data section for XIP images - discard memblock arrays when possible - various cleanups - atomic DMA pool updates - better diagnostics of missing/corrupt device tree - export information to allow userspace kexec tool to place images more inteligently, so that the device tree isn't overwritten by the booting kernel - make early_printk more efficient on semihosted systems - noMMU cleanups - SA1111 PCMCIA update in preparation for further cleanups * 'for-linus' of git://git.armlinux.org.uk/~rmk/linux-arm: (38 commits) ARM: 8719/1: NOMMU: work around maybe-uninitialized warning ARM: 8717/2: debug printch/printascii: translate '\n' to "\r\n" not "\n\r" ARM: 8713/1: NOMMU: Support MPU in XIP configuration ARM: 8712/1: NOMMU: Use more MPU regions to cover memory ARM: 8711/1: V7M: Add support for MPU to M-class ARM: 8710/1: Kconfig: Kill CONFIG_VECTORS_BASE ARM: 8709/1: NOMMU: Disallow MPU for XIP ARM: 8708/1: NOMMU: Rework MPU to be mostly done in C ARM: 8707/1: NOMMU: Update MPU accessors to use cp15 helpers ARM: 8706/1: NOMMU: Move out MPU setup in separate module ARM: 8702/1: head-common.S: Clear lr before jumping to start_kernel() ARM: 8705/1: early_printk: use printascii() rather than printch() ARM: 8703/1: debug.S: move hexbuf to a writable section ARM: add additional table to compressed kernel ARM: decompressor: fix BSS size calculation pcmcia: sa1111: remove special sa1111 mmio accessors pcmcia: sa1111: use sa1111_get_irq() to obtain IRQ resources ARM: better diagnostics with missing/corrupt dtb ARM: 8699/1: dma-mapping: Remove init_dma_coherent_pool_size() ARM: 8698/1: dma-mapping: Mark atomic_pool as __ro_after_init ..
90 lines
2.9 KiB
C
90 lines
2.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Common defines for v7m cpus
|
|
*/
|
|
#define V7M_SCS_ICTR IOMEM(0xe000e004)
|
|
#define V7M_SCS_ICTR_INTLINESNUM_MASK 0x0000000f
|
|
|
|
#define BASEADDR_V7M_SCB IOMEM(0xe000ed00)
|
|
|
|
#define V7M_SCB_CPUID 0x00
|
|
|
|
#define V7M_SCB_ICSR 0x04
|
|
#define V7M_SCB_ICSR_PENDSVSET (1 << 28)
|
|
#define V7M_SCB_ICSR_PENDSVCLR (1 << 27)
|
|
#define V7M_SCB_ICSR_RETTOBASE (1 << 11)
|
|
|
|
#define V7M_SCB_VTOR 0x08
|
|
|
|
#define V7M_SCB_AIRCR 0x0c
|
|
#define V7M_SCB_AIRCR_VECTKEY (0x05fa << 16)
|
|
#define V7M_SCB_AIRCR_SYSRESETREQ (1 << 2)
|
|
|
|
#define V7M_SCB_SCR 0x10
|
|
#define V7M_SCB_SCR_SLEEPDEEP (1 << 2)
|
|
|
|
#define V7M_SCB_CCR 0x14
|
|
#define V7M_SCB_CCR_STKALIGN (1 << 9)
|
|
#define V7M_SCB_CCR_DC (1 << 16)
|
|
#define V7M_SCB_CCR_IC (1 << 17)
|
|
#define V7M_SCB_CCR_BP (1 << 18)
|
|
|
|
#define V7M_SCB_SHPR2 0x1c
|
|
#define V7M_SCB_SHPR3 0x20
|
|
|
|
#define V7M_SCB_SHCSR 0x24
|
|
#define V7M_SCB_SHCSR_USGFAULTENA (1 << 18)
|
|
#define V7M_SCB_SHCSR_BUSFAULTENA (1 << 17)
|
|
#define V7M_SCB_SHCSR_MEMFAULTENA (1 << 16)
|
|
|
|
#define V7M_xPSR_FRAMEPTRALIGN 0x00000200
|
|
#define V7M_xPSR_EXCEPTIONNO 0x000001ff
|
|
|
|
/*
|
|
* When branching to an address that has bits [31:28] == 0xf an exception return
|
|
* occurs. Bits [27:5] are reserved (SBOP). If the processor implements the FP
|
|
* extension Bit [4] defines if the exception frame has space allocated for FP
|
|
* state information, SBOP otherwise. Bit [3] defines the mode that is returned
|
|
* to (0 -> handler mode; 1 -> thread mode). Bit [2] defines which sp is used
|
|
* (0 -> msp; 1 -> psp). Bits [1:0] are fixed to 0b01.
|
|
*/
|
|
#define EXC_RET_STACK_MASK 0x00000004
|
|
#define EXC_RET_THREADMODE_PROCESSSTACK 0xfffffffd
|
|
|
|
/* Cache related definitions */
|
|
|
|
#define V7M_SCB_CLIDR 0x78 /* Cache Level ID register */
|
|
#define V7M_SCB_CTR 0x7c /* Cache Type register */
|
|
#define V7M_SCB_CCSIDR 0x80 /* Cache size ID register */
|
|
#define V7M_SCB_CSSELR 0x84 /* Cache size selection register */
|
|
|
|
/* Memory-mapped MPU registers for M-class */
|
|
#define MPU_TYPE 0x90
|
|
#define MPU_CTRL 0x94
|
|
#define MPU_CTRL_ENABLE 1
|
|
#define MPU_CTRL_PRIVDEFENA (1 << 2)
|
|
|
|
#define MPU_RNR 0x98
|
|
#define MPU_RBAR 0x9c
|
|
#define MPU_RASR 0xa0
|
|
|
|
/* Cache opeartions */
|
|
#define V7M_SCB_ICIALLU 0x250 /* I-cache invalidate all to PoU */
|
|
#define V7M_SCB_ICIMVAU 0x258 /* I-cache invalidate by MVA to PoU */
|
|
#define V7M_SCB_DCIMVAC 0x25c /* D-cache invalidate by MVA to PoC */
|
|
#define V7M_SCB_DCISW 0x260 /* D-cache invalidate by set-way */
|
|
#define V7M_SCB_DCCMVAU 0x264 /* D-cache clean by MVA to PoU */
|
|
#define V7M_SCB_DCCMVAC 0x268 /* D-cache clean by MVA to PoC */
|
|
#define V7M_SCB_DCCSW 0x26c /* D-cache clean by set-way */
|
|
#define V7M_SCB_DCCIMVAC 0x270 /* D-cache clean and invalidate by MVA to PoC */
|
|
#define V7M_SCB_DCCISW 0x274 /* D-cache clean and invalidate by set-way */
|
|
#define V7M_SCB_BPIALL 0x278 /* D-cache clean and invalidate by set-way */
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
enum reboot_mode;
|
|
|
|
void armv7m_restart(enum reboot_mode mode, const char *cmd);
|
|
|
|
#endif /* __ASSEMBLY__ */
|