mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-12-18 16:44:27 +08:00
0045e0d3f4
The current write wqe mechanism is to write to DDR first, and then notify the hardware through doorbell to read the data. Direct wqe is a mechanism to fill wqe directly into the hardware. In the case of light load, the wqe will be filled into pcie bar space of the hardware, this will reduce one memory access operation and therefore reduce the latency. SIMD instructions allows cpu to write the 512 bits at one time to device memory, thus it can be used for posting direct wqe. Add direct wqe enable switch and address mapping. Link: https://lore.kernel.org/r/20211207124901.42123-2-liangwenpeng@huawei.com Signed-off-by: Yixing Liu <liuyixing1@huawei.com> Signed-off-by: Wenpeng Liang <liangwenpeng@huawei.com> Signed-off-by: Jason Gunthorpe <jgg@nvidia.com> |
||
|---|---|---|
| .. | ||
| hns_roce_ah.c | ||
| hns_roce_alloc.c | ||
| hns_roce_cmd.c | ||
| hns_roce_cmd.h | ||
| hns_roce_common.h | ||
| hns_roce_cq.c | ||
| hns_roce_db.c | ||
| hns_roce_device.h | ||
| hns_roce_hem.c | ||
| hns_roce_hem.h | ||
| hns_roce_hw_v1.c | ||
| hns_roce_hw_v1.h | ||
| hns_roce_hw_v2_dfx.c | ||
| hns_roce_hw_v2.c | ||
| hns_roce_hw_v2.h | ||
| hns_roce_main.c | ||
| hns_roce_mr.c | ||
| hns_roce_pd.c | ||
| hns_roce_qp.c | ||
| hns_roce_restrack.c | ||
| hns_roce_srq.c | ||
| Kconfig | ||
| Makefile | ||