mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-13 14:24:11 +08:00
4b6e6c1989
The Renesas Pin Function Controller driver uses two header files: - sh_pfc.h, for use by both core code and SoC-specific drivers, - core.h, for internal use by the core code only. Hence move the R-Car bias helper declarations from core.h to sh_pfc.h, and drop the inclusion of core.h from SoC-specific drivers that no longer need it. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Link: https://lore.kernel.org/r/20210303132619.3938128-3-geert+renesas@glider.be
33 lines
832 B
C
33 lines
832 B
C
/* SPDX-License-Identifier: GPL-2.0
|
|
*
|
|
* SuperH Pin Function Controller support.
|
|
*
|
|
* Copyright (C) 2012 Renesas Solutions Corp.
|
|
*/
|
|
#ifndef __SH_PFC_CORE_H__
|
|
#define __SH_PFC_CORE_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "sh_pfc.h"
|
|
|
|
struct sh_pfc_pin_range {
|
|
u16 start;
|
|
u16 end;
|
|
};
|
|
|
|
int sh_pfc_register_gpiochip(struct sh_pfc *pfc);
|
|
|
|
int sh_pfc_register_pinctrl(struct sh_pfc *pfc);
|
|
|
|
u32 sh_pfc_read_raw_reg(void __iomem *mapped_reg, unsigned int reg_width);
|
|
void sh_pfc_write_raw_reg(void __iomem *mapped_reg, unsigned int reg_width,
|
|
u32 data);
|
|
u32 sh_pfc_read(struct sh_pfc *pfc, u32 reg);
|
|
void sh_pfc_write(struct sh_pfc *pfc, u32 reg, u32 data);
|
|
|
|
int sh_pfc_get_pin_index(struct sh_pfc *pfc, unsigned int pin);
|
|
int sh_pfc_config_mux(struct sh_pfc *pfc, unsigned mark, int pinmux_type);
|
|
|
|
#endif /* __SH_PFC_CORE_H__ */
|