mirror of
https://mirrors.bfsu.edu.cn/git/linux.git
synced 2024-11-13 14:24:11 +08:00
ea8ca3109d
With the new clk parenting code, clk_init_data was expanded to include .parent_hws and .parent_data, for clk drivers to specify parents without name strings of clocks. Also some macros were added for using these two items to reference clock parents. Based on that to expand macros for sprd clocks: - SPRD_*_DATA, take an array of struct clk_parent_data * as its parents which should be a combination of .fw_name (devicetree clock-names), .hw (pointers to a local struct clk_hw). - SPRD_*_HW, take a local struct clk_hw pointer, instead of a string, as its parent. - SPRD_*_FW_NAME, take a string of clock-names decleared in the device tree as the clock parent. Signed-off-by: Chunyan Zhang <chunyan.zhang@unisoc.com> Link: https://lkml.kernel.org/r/20200304072730.9193-6-zhang.lyra@gmail.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
89 lines
2.5 KiB
C
89 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
//
|
|
// Spreadtrum multiplexer clock driver
|
|
//
|
|
// Copyright (C) 2017 Spreadtrum, Inc.
|
|
// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>
|
|
|
|
#ifndef _SPRD_MUX_H_
|
|
#define _SPRD_MUX_H_
|
|
|
|
#include "common.h"
|
|
|
|
/**
|
|
* struct sprd_mux_ssel - Mux clock's source select bits in its register
|
|
* @shift: Bit offset of the divider in its register
|
|
* @width: Width of the divider field in its register
|
|
* @table: For some mux clocks, not all sources are used on some special
|
|
* chips, this matches the value of mux clock's register and the
|
|
* sources which are used for this mux clock
|
|
*/
|
|
struct sprd_mux_ssel {
|
|
u8 shift;
|
|
u8 width;
|
|
const u8 *table;
|
|
};
|
|
|
|
struct sprd_mux {
|
|
struct sprd_mux_ssel mux;
|
|
struct sprd_clk_common common;
|
|
};
|
|
|
|
#define _SPRD_MUX_CLK(_shift, _width, _table) \
|
|
{ \
|
|
.shift = _shift, \
|
|
.width = _width, \
|
|
.table = _table, \
|
|
}
|
|
|
|
#define SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \
|
|
_reg, _shift, _width, _flags, _fn) \
|
|
struct sprd_mux _struct = { \
|
|
.mux = _SPRD_MUX_CLK(_shift, _width, _table), \
|
|
.common = { \
|
|
.regmap = NULL, \
|
|
.reg = _reg, \
|
|
.hw.init = _fn(_name, _parents, \
|
|
&sprd_mux_ops, _flags), \
|
|
} \
|
|
}
|
|
|
|
#define SPRD_MUX_CLK_TABLE(_struct, _name, _parents, _table, \
|
|
_reg, _shift, _width, _flags) \
|
|
SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \
|
|
_reg, _shift, _width, _flags, \
|
|
CLK_HW_INIT_PARENTS)
|
|
|
|
#define SPRD_MUX_CLK(_struct, _name, _parents, _reg, \
|
|
_shift, _width, _flags) \
|
|
SPRD_MUX_CLK_TABLE(_struct, _name, _parents, NULL, \
|
|
_reg, _shift, _width, _flags)
|
|
|
|
#define SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, _table, \
|
|
_reg, _shift, _width, _flags) \
|
|
SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \
|
|
_reg, _shift, _width, _flags, \
|
|
CLK_HW_INIT_PARENTS_DATA)
|
|
|
|
#define SPRD_MUX_CLK_DATA(_struct, _name, _parents, _reg, \
|
|
_shift, _width, _flags) \
|
|
SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, NULL, \
|
|
_reg, _shift, _width, _flags)
|
|
|
|
static inline struct sprd_mux *hw_to_sprd_mux(const struct clk_hw *hw)
|
|
{
|
|
struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);
|
|
|
|
return container_of(common, struct sprd_mux, common);
|
|
}
|
|
|
|
extern const struct clk_ops sprd_mux_ops;
|
|
|
|
u8 sprd_mux_helper_get_parent(const struct sprd_clk_common *common,
|
|
const struct sprd_mux_ssel *mux);
|
|
int sprd_mux_helper_set_parent(const struct sprd_clk_common *common,
|
|
const struct sprd_mux_ssel *mux,
|
|
u8 index);
|
|
|
|
#endif /* _SPRD_MUX_H_ */
|