dt-bindings: net: tsnep: Allow dma-coherent

Within SoCs like ZynqMP, FPGA logic can be connected to different kinds
of AXI master ports. Also cache coherent AXI master ports are available.
The property "dma-coherent" is used to signal that DMA is cache
coherent.

Add "dma-coherent" property to allow the configuration of cache coherent
DMA.

Signed-off-by: Gerhard Engleder <gerhard@engleder-embedded.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Gerhard Engleder 2022-09-27 21:58:37 +02:00 committed by David S. Miller
parent d742ea6b8e
commit ff46c610ab

View File

@ -22,6 +22,8 @@ properties:
interrupts:
maxItems: 1
dma-coherent: true
local-mac-address: true
mac-address: true